U-Boot Archive on lore.kernel.org
 help / color / mirror / Atom feed
From: Tejas Bhumkar <tejas.arvind.bhumkar@amd.com>
To: <u-boot@lists.denx.de>
Cc: <joe.hershberger@ni.com>, <rfried.dev@gmail.com>,
	<michal.simek@amd.com>,  <jagan@amarulasolutions.com>,
	<vigneshr@ti.com>, <git@xilinx.com>
Subject: [PATCH v2 00/30] Fix issues with QSPI and OSPI compare failures
Date: Wed, 6 Dec 2023 15:01:11 +0530	[thread overview]
Message-ID: <cover.1701853668.git.tejas.arvind.bhumkar@amd.com> (raw)

A set of patches has been developed to resolve concerns regarding data 
integrity failures in QSPI and OSPI for the Versal, Versal NET, Zynq, 
and ZynqMP platforms.
 
The series has undergone testing with flashes on the default setup, 
and comprehensive testing is currently underway to test the series 
with all available flash parts.
 
These patches are built upon the v5 series, which can be found at the 
following link:
https://lore.kernel.org/all/20231201031839.239567-1-venkatesh.abbarapu@amd.com/

Changes in v2:
- Removed the SPI_NOR_HAS_TB flag for gd25lx256e and is25wx256 flashes 
  since it already exists in a tree.

Algapally Santosh Sagar (1):
  mtd: spi-nor-ids: Add support for W25Q02NW

Ashok Reddy Soma (10):
  mtd: spi-nor: Enable mt35xu512aba_fixups for all mt35xx flashes
  mtd: spi-nor: Add support for cross die read in dual flash
    configuration
  mtd: spi-nor: Enable DTR octal flash program
  mtd: spi-nor: Send write disable cmd after every write enable
  mtd: spi-nor: Check SNOR_F_IO_MODE_EN_VOLATILE only if SFDP is enabled
  spi: cadence_qspi: Set tshsl_ns to at least one sclk_ns
  spi: cadence_qspi: Clean up registers in init
  spi: cadence_qspi: Initialize read and write watermark registers
  spi: cadence_qspi: Enable ECO bit for higher frequencies
  spi: cadence_qspi: Write aligned byte length to ahbbase

T Karthik Reddy (9):
  mtd: spi-nor: Add config to enable flash DTR
  mtd: spi-nor-core: Set dummy buswidth equal to data buswidth
  spi: mtd: Use split reads if multi-die flag is set
  mtd: spi-nor: program quad enable bit for winbond flashes
  spi: cadence_qspi: Setup ddr mode in cadence qspi driver
  spi: cadence-qspi: Switch SDR/DTR using SPI_FLASH_DTR_ENABLE config
  spi: cadence_ospi_versal: ospi ddr changes in cadence ospi versal
    driver
  spi: cadence_qspi: Add spi mem dtr support ops
  mtd: spi-nor: Add block protection support for micron flashes

Tejas Bhumkar (5):
  arm64: versal: Enable defconfig for Micron octal flashes
  mtd: spi-nor: Update erase operation function
  spi: cadence_qspi: Fix versal ospi indirect write timed out issue
  arm64: versal: Enable soft reset support for xspi flashes
  arm64: versal: Enable octal DTR mode

Venkatesh Yadav Abbarapu (5):
  mtd: spi-nor: Update block protection flags for flash parts
  mtd: spi-nor: Add support for locking on Macronix nor flashes
  mtd: spi-nor: Add support for locking on ISSI nor flashes
  mtd: spi-nor: Add support for locking on GIGADEVICE nor flashes
  mtd: spi-nor: Add support for locking on Spansion nor flashes

 configs/xilinx_versal_virt_defconfig |    4 +
 drivers/mtd/spi/Kconfig              |    7 +
 drivers/mtd/spi/sf_internal.h        |    8 +
 drivers/mtd/spi/spi-nor-core.c       | 2028 +++++++++++++++++++++++---
 drivers/mtd/spi/spi-nor-ids.c        |   34 +-
 drivers/spi/cadence_ospi_versal.c    |   77 +-
 drivers/spi/cadence_qspi.c           |  403 ++++-
 drivers/spi/cadence_qspi.h           |   71 +
 drivers/spi/cadence_qspi_apb.c       |  107 +-
 include/linux/mtd/spi-nor.h          |   22 +
 include/spi.h                        |    4 +-
 11 files changed, 2541 insertions(+), 224 deletions(-)

-- 
2.27.0


             reply	other threads:[~2023-12-06  9:32 UTC|newest]

Thread overview: 35+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-12-06  9:31 Tejas Bhumkar [this message]
2023-12-06  9:31 ` [PATCH v2 01/30] mtd: spi-nor: Add config to enable flash DTR Tejas Bhumkar
2023-12-20  7:29   ` Jagan Teki
2023-12-31 17:57     ` Bhumkar, Tejas Arvind
2024-01-29 12:21       ` Jagan Teki
2023-12-06  9:31 ` [PATCH v2 02/30] mtd: spi-nor-core: Set dummy buswidth equal to data buswidth Tejas Bhumkar
2023-12-06  9:31 ` [PATCH v2 03/30] arm64: versal: Enable defconfig for Micron octal flashes Tejas Bhumkar
2023-12-06  9:31 ` [PATCH v2 04/30] mtd: spi-nor: Enable mt35xu512aba_fixups for all mt35xx flashes Tejas Bhumkar
2023-12-06  9:31 ` [PATCH v2 05/30] mtd: spi-nor: Add support for cross die read in dual flash configuration Tejas Bhumkar
2023-12-06  9:31 ` [PATCH v2 06/30] mtd: spi-nor: Enable DTR octal flash program Tejas Bhumkar
2023-12-06  9:31 ` [PATCH v2 07/30] spi: mtd: Use split reads if multi-die flag is set Tejas Bhumkar
2023-12-06  9:31 ` [PATCH v2 08/30] mtd: spi-nor: Update block protection flags for flash parts Tejas Bhumkar
2023-12-06  9:31 ` [PATCH v2 09/30] mtd: spi-nor-ids: Add support for W25Q02NW Tejas Bhumkar
2023-12-06  9:31 ` [PATCH v2 10/30] mtd: spi-nor: program quad enable bit for winbond flashes Tejas Bhumkar
2023-12-06  9:31 ` [PATCH v2 11/30] mtd: spi-nor: Send write disable cmd after every write enable Tejas Bhumkar
2023-12-06  9:31 ` [PATCH v2 12/30] mtd: spi-nor: Update erase operation function Tejas Bhumkar
2023-12-06  9:31 ` [PATCH v2 13/30] mtd: spi-nor: Check SNOR_F_IO_MODE_EN_VOLATILE only if SFDP is enabled Tejas Bhumkar
2023-12-06  9:31 ` [PATCH v2 14/30] spi: cadence_qspi: Setup ddr mode in cadence qspi driver Tejas Bhumkar
2023-12-06  9:31 ` [PATCH v2 15/30] spi: cadence-qspi: Switch SDR/DTR using SPI_FLASH_DTR_ENABLE config Tejas Bhumkar
2023-12-06  9:31 ` [PATCH v2 16/30] spi: cadence_ospi_versal: ospi ddr changes in cadence ospi versal driver Tejas Bhumkar
2023-12-06  9:31 ` [PATCH v2 17/30] spi: cadence_qspi: Fix versal ospi indirect write timed out issue Tejas Bhumkar
2023-12-06  9:31 ` [PATCH v2 18/30] spi: cadence_qspi: Set tshsl_ns to at least one sclk_ns Tejas Bhumkar
2023-12-06  9:31 ` [PATCH v2 19/30] spi: cadence_qspi: Clean up registers in init Tejas Bhumkar
2023-12-06  9:31 ` [PATCH v2 20/30] spi: cadence_qspi: Initialize read and write watermark registers Tejas Bhumkar
2023-12-06  9:31 ` [PATCH v2 21/30] spi: cadence_qspi: Enable ECO bit for higher frequencies Tejas Bhumkar
2023-12-06  9:31 ` [PATCH v2 22/30] spi: cadence_qspi: Add spi mem dtr support ops Tejas Bhumkar
2023-12-06  9:31 ` [PATCH v2 23/30] spi: cadence_qspi: Write aligned byte length to ahbbase Tejas Bhumkar
2023-12-06  9:31 ` [PATCH v2 24/30] arm64: versal: Enable soft reset support for xspi flashes Tejas Bhumkar
2023-12-06  9:31 ` [PATCH v2 25/30] arm64: versal: Enable octal DTR mode Tejas Bhumkar
2023-12-06  9:31 ` [PATCH v2 26/30] mtd: spi-nor: Add block protection support for micron flashes Tejas Bhumkar
2023-12-06  9:31 ` [PATCH v2 27/30] mtd: spi-nor: Add support for locking on Macronix nor flashes Tejas Bhumkar
2023-12-06  9:31 ` [PATCH v2 28/30] mtd: spi-nor: Add support for locking on ISSI " Tejas Bhumkar
2023-12-06  9:31 ` [PATCH v2 29/30] mtd: spi-nor: Add support for locking on GIGADEVICE " Tejas Bhumkar
2023-12-06  9:31 ` [PATCH v2 30/30] mtd: spi-nor: Add support for locking on Spansion " Tejas Bhumkar
2024-01-29 12:23 ` [PATCH v2 00/30] Fix issues with QSPI and OSPI compare failures Jagan Teki

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=cover.1701853668.git.tejas.arvind.bhumkar@amd.com \
    --to=tejas.arvind.bhumkar@amd.com \
    --cc=git@xilinx.com \
    --cc=jagan@amarulasolutions.com \
    --cc=joe.hershberger@ni.com \
    --cc=michal.simek@amd.com \
    --cc=rfried.dev@gmail.com \
    --cc=u-boot@lists.denx.de \
    --cc=vigneshr@ti.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox