From: Sam Edwards <cfsworks@gmail.com>
To: Andre Przywara <andre.przywara@arm.com>,
Samuel Holland <samuel@sholland.org>,
Jagan Teki <jagan@amarulasolutions.com>
Cc: u-boot@lists.denx.de, Icenowy Zheng <uwu@icenowy.me>,
Jernej Skrabec <jernej.skrabec@gmail.com>
Subject: Re: [RFC PATCH 10/17] clk: sunxi: Add support for the D1 CCU
Date: Sun, 21 May 2023 21:57:57 -0600 [thread overview]
Message-ID: <d2f85cdb-a9ba-e57d-32a6-39eebde600f1@gmail.com> (raw)
In-Reply-To: <20221206004549.29015-11-andre.przywara@arm.com>
On 12/5/22 17:45, Andre Przywara wrote:
> From: Samuel Holland <samuel@sholland.org>
>
> Since the D1 CCU binding is defined, we can add support for its
> gates/resets, following the pattern of the existing drivers.
>
> Signed-off-by: Samuel Holland <samuel@sholland.org>
> Reviewed-by: Andre Przywara <andre.przywara@arm.com>
> Acked-by: Sean Anderson <seanga2@gmail.com>
Hi Andre,
So far so good! This patchset seems pretty functional. I'm still trying
to get various peripherals on my board up and running; there are a
couple of rough edges I'm encountering. I'll report back when I have a
build I like.
In particular, I had to update this patch in your series to be
consistent with 46fa23f9ee. My own patch follows.
I'd also suggest adding to `mangopi_mq_r_defconfig`:
CONFIG_CLK_SUN20I_D1=y
...or, better yet, an appropriate `select` in Kconfig?
Cheers,
Sam
--
diff --git a/drivers/clk/sunxi/clk_d1.c b/drivers/clk/sunxi/clk_d1.c
index 9412b77a54..f4ff682566 100644
--- a/drivers/clk/sunxi/clk_d1.c
+++ b/drivers/clk/sunxi/clk_d1.c
@@ -74,28 +74,9 @@ static struct ccu_reset d1_resets[] = {
[RST_BUS_LRADC] = RESET(0xa9c, BIT(16)),
};
-static const struct ccu_desc d1_ccu_desc = {
+const struct ccu_desc d1_ccu_desc = {
.gates = d1_gates,
.resets = d1_resets,
-};
-
-static int d1_clk_bind(struct udevice *dev)
-{
- return sunxi_reset_bind(dev, ARRAY_SIZE(d1_resets));
-}
-
-static const struct udevice_id d1_ccu_ids[] = {
- { .compatible = "allwinner,sun20i-d1-ccu",
- .data = (ulong)&d1_ccu_desc },
- { }
-};
-
-U_BOOT_DRIVER(clk_sun20i_d1) = {
- .name = "sun20i_d1_ccu",
- .id = UCLASS_CLK,
- .of_match = d1_ccu_ids,
- .priv_auto = sizeof(struct ccu_priv),
- .ops = &sunxi_clk_ops,
- .probe = sunxi_clk_probe,
- .bind = d1_clk_bind,
+ .num_gates = ARRAY_SIZE(d1_gates),
+ .num_resets = ARRAY_SIZE(d1_resets),
};
diff --git a/drivers/clk/sunxi/clk_sunxi.c b/drivers/clk/sunxi/clk_sunxi.c
index ec02a2d037..176d3cbc28 100644
--- a/drivers/clk/sunxi/clk_sunxi.c
+++ b/drivers/clk/sunxi/clk_sunxi.c
@@ -125,6 +125,7 @@ extern const struct ccu_desc h616_ccu_desc;
extern const struct ccu_desc h6_r_ccu_desc;
extern const struct ccu_desc r40_ccu_desc;
extern const struct ccu_desc v3s_ccu_desc;
+extern const struct ccu_desc d1_ccu_desc;
static const struct udevice_id sunxi_clk_ids[] = {
#ifdef CONFIG_CLK_SUN4I_A10
@@ -214,6 +215,10 @@ static const struct udevice_id sunxi_clk_ids[] = {
#ifdef CONFIG_CLK_SUNIV_F1C100S
{ .compatible = "allwinner,suniv-f1c100s-ccu",
.data = (ulong)&f1c100s_ccu_desc },
+#endif
+#ifdef CONFIG_CLK_SUN20I_D1
+ { .compatible = "allwinner,sun20i-d1-ccu",
+ .data = (ulong)&d1_ccu_desc },
#endif
{ }
};
next prev parent reply other threads:[~2023-05-22 3:58 UTC|newest]
Thread overview: 62+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-12-06 0:45 [RFC PATCH 00/17] sunxi: rework pinctrl and add T113s support Andre Przywara
2022-12-06 0:45 ` [RFC PATCH 01/17] sunxi: remove CONFIG_SATAPWR Andre Przywara
2022-12-14 8:37 ` Samuel Holland
2022-12-14 14:25 ` Andre Przywara
2022-12-14 23:40 ` Samuel Holland
2022-12-06 0:45 ` [RFC PATCH 02/17] sunxi: remove CONFIG_MACPWR Andre Przywara
2022-12-14 9:09 ` Samuel Holland
2022-12-14 14:23 ` Andre Przywara
2022-12-06 0:45 ` [RFC PATCH 03/17] pinctrl: sunxi: remove struct sunxi_gpio Andre Przywara
2022-12-06 0:45 ` [RFC PATCH 04/17] pinctrl: sunxi: add GPIO in/out wrappers Andre Przywara
2022-12-15 5:59 ` Samuel Holland
2022-12-06 0:45 ` [RFC PATCH 05/17] pinctrl: sunxi: move pinctrl code and remove GPIO_EXTRA_HEADER Andre Przywara
2022-12-06 0:45 ` [RFC PATCH 06/17] pinctrl: sunxi: move PIO_BASE into sunxi_gpio.h Andre Przywara
2022-12-06 0:45 ` [RFC PATCH 07/17] pinctrl: sunxi: add new D1 pinctrl support Andre Przywara
2022-12-06 0:45 ` [RFC PATCH 08/17] sunxi: introduce NCAT2 generation model Andre Przywara
2022-12-06 5:38 ` Icenowy Zheng
2023-05-16 2:32 ` Sam Edwards
2023-05-16 21:08 ` Andre Przywara
2023-05-16 23:53 ` Sam Edwards
2023-05-17 0:43 ` Andre Przywara
2023-05-17 8:56 ` Andre Przywara
2023-05-17 14:04 ` Maxim Kiselev
2023-05-25 18:25 ` Maksim Kiselev
2023-05-26 11:05 ` Andre Przywara
2023-06-03 18:03 ` Sam Edwards
2022-12-06 0:45 ` [RFC PATCH 09/17] pinctrl: sunxi: add Allwinner D1 pinctrl description Andre Przywara
2022-12-06 0:45 ` [RFC PATCH 10/17] clk: sunxi: Add support for the D1 CCU Andre Przywara
2023-05-22 3:57 ` Sam Edwards [this message]
2023-05-24 0:58 ` Andre Przywara
2023-05-26 0:34 ` Sam Edwards
2023-05-26 10:50 ` Andre Przywara
2023-05-26 19:27 ` Maksim Kiselev
2023-05-26 20:22 ` Sam Edwards
2023-05-26 22:07 ` Andre Przywara
2023-05-27 2:15 ` Sam Edwards
2023-05-30 0:58 ` Sam Edwards
2023-05-31 15:19 ` Andre Przywara
2022-12-06 0:45 ` [RFC PATCH 11/17] sunxi: clock: D1/R528: Enable PLL LDO during PLL1 setup Andre Przywara
2022-12-06 0:45 ` [RFC PATCH 12/17] sunxi: clock: support D1/R528 PLL6 clock Andre Przywara
2022-12-06 0:45 ` [RFC PATCH 13/17] sunxi: add early Allwinner R528/T113 SoC support Andre Przywara
2023-05-16 2:52 ` Sam Edwards
2023-05-16 22:01 ` Andre Przywara
2022-12-06 0:45 ` [RFC PATCH 14/17] sunxi: refactor serial base addresses to avoid asm/arch/cpu.h Andre Przywara
2022-12-06 0:45 ` [RFC PATCH 15/17] riscv: dts: allwinner: Add the D1/D1s SoC devicetree Andre Przywara
2022-12-06 0:45 ` [RFC PATCH 16/17] arm: sunxi: add Allwinner T113s devicetree stub Andre Przywara
2022-12-06 5:55 ` Icenowy Zheng
2023-01-03 17:38 ` Andre Przywara
2023-01-04 5:49 ` Icenowy Zheng
2022-12-06 0:45 ` [RFC PATCH 17/17] sunxi: add preliminary MangoPi MQ-R board support Andre Przywara
2023-06-09 22:16 ` [RFC PATCH 00/17] sunxi: rework pinctrl and add T113s support Sam Edwards
2023-06-12 0:20 ` Andre Przywara
2023-06-12 21:18 ` Sam Edwards
2023-06-15 0:07 ` Andre Przywara
2023-06-18 19:01 ` Sam Edwards
2023-06-20 12:42 ` Andre Przywara
2023-06-20 22:11 ` Sam Edwards
2023-06-21 10:55 ` Andre Przywara
2023-06-21 20:22 ` Sam Edwards
2023-06-16 15:59 ` Andre Przywara
2023-06-16 16:27 ` Maxim Kiselev
2023-06-16 16:36 ` Andre Przywara
2023-06-17 8:26 ` Maxim Kiselev
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=d2f85cdb-a9ba-e57d-32a6-39eebde600f1@gmail.com \
--to=cfsworks@gmail.com \
--cc=andre.przywara@arm.com \
--cc=jagan@amarulasolutions.com \
--cc=jernej.skrabec@gmail.com \
--cc=samuel@sholland.org \
--cc=u-boot@lists.denx.de \
--cc=uwu@icenowy.me \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox