From: Minda Chen <minda.chen@starfivetech.com>
To: Bin Meng <bmeng.cn@gmail.com>
Cc: "Pali Rohár" <pali@kernel.org>, "Rick Chen" <rick@andestech.com>,
Leo <ycliang@andestech.com>, "Torsten Duwe" <duwe@suse.de>,
u-boot@lists.denx.de, "Mason Huo" <mason.huo@starfivetech.com>
Subject: Re: [PATCH v1 3/4] riscv: starfive: Add SYS_CACHE_SHIFT_6 to enable SYS_CACHE_LINE_SIZE
Date: Thu, 3 Aug 2023 13:43:22 +0800 [thread overview]
Message-ID: <e42f1ffc-bd24-0fd9-83c0-e6e8be82e8f0@starfivetech.com> (raw)
In-Reply-To: <CAEUhbmWVCcU0ix4RFJVvXjMzn0iCd8=uaRhjSh9+dBKbX+5RTQ@mail.gmail.com>
On 2023/8/3 12:49, Bin Meng wrote:
> On Thu, Aug 3, 2023 at 11:22 AM Minda Chen <minda.chen@starfivetech.com> wrote:
>>
>> Some devices need SYS_CACHE_LINE_SIZE macro. Add StarFive
>> SYS_CACHE_SHIFT_6 to enable it.
>>
>> Signed-off-by: Minda Chen <minda.chen@starfivetech.com>
>> ---
>> arch/riscv/Kconfig | 1 +
>> 1 file changed, 1 insertion(+)
>>
>> diff --git a/arch/riscv/Kconfig b/arch/riscv/Kconfig
>> index 867cbcbe74..15da2a8559 100644
>> --- a/arch/riscv/Kconfig
>> +++ b/arch/riscv/Kconfig
>> @@ -26,6 +26,7 @@ config TARGET_SIFIVE_UNMATCHED
>>
>> config TARGET_STARFIVE_VISIONFIVE2
>> bool "Support StarFive VisionFive2 Board"
>> + select SYS_CACHE_SHIFT_6
>>
>> config TARGET_TH1520_LPI4A
>> bool "Support Sipeed's TH1520 Lichee PI 4A Board"
>
> This needs to go into arch/riscv/cpu/jh7110/Kconfig::STARFIVE_JH7110
>
> Regards,
> Bin
ok, thanks
next prev parent reply other threads:[~2023-08-03 5:43 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-08-03 3:22 [PATCH v1 0/4] Add VF2 USB host support Minda Chen
2023-08-03 3:22 ` [PATCH v1 1/4] pci: plda: Get correct ECAM offset in multiple PCIe RC case Minda Chen
2023-08-03 3:22 ` [PATCH v1 2/4] riscv: dts: starfive: Enable pcie0 dts node Minda Chen
2023-08-03 3:22 ` [PATCH v1 3/4] riscv: starfive: Add SYS_CACHE_SHIFT_6 to enable SYS_CACHE_LINE_SIZE Minda Chen
2023-08-03 4:49 ` Bin Meng
2023-08-03 5:43 ` Minda Chen [this message]
2023-08-03 3:22 ` [PATCH v1 4/4] configs: riscv: starfive: Add VF2 PCIe XHCI config support Minda Chen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=e42f1ffc-bd24-0fd9-83c0-e6e8be82e8f0@starfivetech.com \
--to=minda.chen@starfivetech.com \
--cc=bmeng.cn@gmail.com \
--cc=duwe@suse.de \
--cc=mason.huo@starfivetech.com \
--cc=pali@kernel.org \
--cc=rick@andestech.com \
--cc=u-boot@lists.denx.de \
--cc=ycliang@andestech.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox