From mboxrd@z Thu Jan  1 00:00:00 1970
From: Marek Vasut <marek.vasut@gmail.com>
Date: Sat, 19 Sep 2020 21:18:34 +0200
Subject: [PATCH 2/2] arm: rmobile: Add HopeRun HiHope RZ/G2M board support
In-Reply-To: <TYBPR01MB5309C859F5340B84DE997CF3863C0@TYBPR01MB5309.jpnprd01.prod.outlook.com>
References: <20200918160307.14323-1-biju.das.jz@bp.renesas.com>
 <20200918160307.14323-2-biju.das.jz@bp.renesas.com>
 <8f366d33-cc75-5902-2754-c5cabd0138a2@gmail.com>
 <TYBPR01MB53090A6ACDDA20526550F877863C0@TYBPR01MB5309.jpnprd01.prod.outlook.com>
 <0bc06c2e-546d-0342-5ee1-066d08b35175@gmail.com>
 <TYBPR01MB5309C859F5340B84DE997CF3863C0@TYBPR01MB5309.jpnprd01.prod.outlook.com>
Message-ID: <eb7b5236-df96-a4ac-cfcc-7658b09c1a4c@gmail.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

On 9/19/20 8:38 PM, Biju Das wrote:

[...]

>>>>> +int dram_init(void)
>>>>> +{
>>>>> +return fdtdec_setup_mem_size_base(); }
>>>>> +
>>>>> +int dram_init_banksize(void)
>>>>> +{
>>>>> +return fdtdec_setup_memory_banksize(); }
>>>>> +
>>>>> +void reset_cpu(ulong addr)
>>>>> +{
>>>>> +writel(RST_CODE, RST_CA57RESCNT);
>>>>> +}
>>>>
>>>> Isn't there CA53 core in the RZG2 too ?
>>>
>>> Yes, big little CPU 2xCA57 + 4 xCA53. Do you want me to add reset code for
>> in case of CA53 boot mode???
>>
>> I think if you can start U-Boot on either core, then the reset function should
>> handle both, yes.
> 
> OK. Will fix this in V3.

Thanks