From: Yu Zhao <yu.zhao@uniscape.net>
To: Bjorn Helgaas <bjorn.helgaas@hp.com>
Cc: "randy.dunlap@oracle.com" <randy.dunlap@oracle.com>,
"grundler@parisc-linux.org" <grundler@parisc-linux.org>,
"achiang@hp.com" <achiang@hp.com>,
"matthew@wil.cx" <matthew@wil.cx>,
"linux-pci@vger.kernel.org" <linux-pci@vger.kernel.org>,
"rdreier@cisco.com" <rdreier@cisco.com>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
"jbarnes@virtuousgeek.org" <jbarnes@virtuousgeek.org>,
"virtualization@lists.linux-foundation.org"
<virtualization@lists.linux-foundation.org>,
"kvm@vger.kernel.org" <kvm@vger.kernel.org>,
"greg@kroah.com" <greg@kroah.com>,
"mingo@elte.hu" <mingo@elte.hu>
Subject: Re: [PATCH 2/16 v6] PCI: define PCI resource names in an 'enum'
Date: Wed, 22 Oct 2008 22:53:59 +0800 [thread overview]
Message-ID: <48FF3E87.4090407@uniscape.net> (raw)
In-Reply-To: <200810220851.13413.bjorn.helgaas@hp.com>
Bjorn Helgaas wrote:
> On Wednesday 22 October 2008 08:44:24 am Yu Zhao wrote:
>> Bjorn Helgaas wrote:
>>> On Wednesday 22 October 2008 02:40:41 am Yu Zhao wrote:
>>>> This patch moves all definitions of the PCI resource names to an 'enum',
>>>> and also replaces some hard-coded resource variables with symbol
>>>> names. This change eases introduction of device specific resources.
>>> Thanks for removing a bunch of magic numbers from the code.
>>>
>>>> static void
>>>> pci_restore_bars(struct pci_dev *dev)
>>>> {
>>>> - int i, numres;
>>>> -
>>>> - switch (dev->hdr_type) {
>>>> - case PCI_HEADER_TYPE_NORMAL:
>>>> - numres = 6;
>>>> - break;
>>>> - case PCI_HEADER_TYPE_BRIDGE:
>>>> - numres = 2;
>>>> - break;
>>>> - case PCI_HEADER_TYPE_CARDBUS:
>>>> - numres = 1;
>>>> - break;
>>>> - default:
>>>> - /* Should never get here, but just in case... */
>>>> - return;
>>>> - }
>>>> + int i;
>>>>
>>>> - for (i = 0; i < numres; i++)
>>>> + for (i = 0; i < PCI_BRIDGE_RESOURCES; i++)
>>>> pci_update_resource(dev, i);
>>>> }
>>> The behavior of this function used to depend on dev->hdr_type. Now
>>> we don't look at hdr_type at all, so we do the same thing for all
>>> devices.
>>>
>>> For example, for a CardBus device, we used to call pci_update_resource()
>>> only for BAR 0; now we call it for BARs 0-6.
>>>
>>> Maybe this is safe, but I can't tell from the patch, so I think you
>>> should explain *why* it's safe in the changelog.
>> It's safe because pci_update_resource() will ignore unused resources.
>> E.g., for a Cardbus, only BAR 0 is used and its 'flags' is set, then
>> pci_update_resource() only updates it. BAR 1-6 are ignored since their
>> 'flags' are 0.
>>
>> I'll put more explanation in the changelog.
>
> This is a logically separate change from merely substituting enum
> names for magic numbers, so you might even consider splitting it
> into a separate patch. Better bisection and all that, you know :-)
Will do.
Thanks,
Yu
next prev parent reply other threads:[~2008-10-22 14:53 UTC|newest]
Thread overview: 62+ messages / expand[flat|nested] mbox.gz Atom feed top
[not found] <20081022083809.GA3757@yzhao12-linux.sh.intel.com>
2008-10-22 8:40 ` [PATCH 1/16 v6] PCI: remove unnecessary arg of pci_update_resource() Yu Zhao
2008-10-22 8:40 ` [PATCH 2/16 v6] PCI: define PCI resource names in an 'enum' Yu Zhao
2008-10-22 8:41 ` [PATCH 3/16 v6] PCI: export __pci_read_base Yu Zhao
2008-10-22 8:41 ` [PATCH 4/16 v6] PCI: make pci_alloc_child_bus() be able to handle NULL bridge Yu Zhao
2008-10-22 8:41 ` [PATCH 5/16 v6] PCI: add a wrapper for resource_alignment() Yu Zhao
2008-10-22 8:42 ` [PATCH 6/16 v6] PCI: add a new function to map BAR offset Yu Zhao
2008-10-22 8:42 ` [PATCH 7/16 v6] PCI: cleanup pcibios_allocate_resources() Yu Zhao
2008-10-22 8:43 ` [PATCH 8/16 v6] PCI: add boot options to reassign resources Yu Zhao
2008-10-22 8:43 ` [PATCH 9/16 v6] PCI: add boot option to align MMIO resources Yu Zhao
2008-10-22 8:43 ` [PATCH 10/16 v6] PCI: cleanup pci_bus_add_devices() Yu Zhao
2008-10-22 8:44 ` [PATCH 11/16 v6] PCI: split a new function from pci_bus_add_devices() Yu Zhao
2008-10-22 8:44 ` [PATCH 12/16 v6] PCI: support the SR-IOV capability Yu Zhao
2008-10-22 8:44 ` [PATCH 13/16 v6] PCI: reserve bus range for SR-IOV device Yu Zhao
2008-10-22 8:45 ` [PATCH 14/16 v6] PCI: document for SR-IOV user and developer Yu Zhao
2008-10-22 8:45 ` [PATCH 15/16 v6] PCI: document the SR-IOV sysfs entries Yu Zhao
2008-10-22 8:45 ` [PATCH 16/16 v6] PCI: document the new PCI boot parameters Yu Zhao
[not found] ` <20081022084041.GB3773@yzhao12-linux.sh.intel.com>
2008-10-22 14:24 ` [PATCH 2/16 v6] PCI: define PCI resource names in an 'enum' Bjorn Helgaas
[not found] ` <200810220824.21356.bjorn.helgaas@hp.com>
2008-10-22 14:44 ` Yu Zhao
2008-10-22 14:51 ` Bjorn Helgaas
[not found] ` <200810220851.13413.bjorn.helgaas@hp.com>
2008-10-22 14:53 ` Yu Zhao [this message]
[not found] ` <20081022084531.GP3773@yzhao12-linux.sh.intel.com>
2008-10-22 14:27 ` [PATCH 16/16 v6] PCI: document the new PCI boot parameters Bjorn Helgaas
[not found] ` <200810220827.33758.bjorn.helgaas@hp.com>
2008-10-22 17:01 ` Randy Dunlap
2008-11-06 4:32 ` Greg KH
[not found] ` <20081106043235.GA30292@kroah.com>
2008-11-07 2:37 ` Zhao, Yu
[not found] ` <4913AA03.5060807@intel.com>
2008-11-07 2:50 ` Greg KH
[not found] ` <20081107025032.GA12824@kroah.com>
2008-11-07 3:40 ` Zhao, Yu
[not found] ` <4913B8A5.5010806@intel.com>
2008-11-07 4:17 ` Matthew Wilcox
2008-11-07 6:16 ` Greg KH
[not found] ` <20081107061603.GC3860@kroah.com>
2008-11-07 7:50 ` Zhao, Yu
[not found] ` <4913F34A.8020805@intel.com>
2008-11-07 8:02 ` Greg KH
[not found] ` <20081107080222.GA6284@kroah.com>
2008-11-07 8:17 ` Zhao, Yu
[not found] ` <4913F97E.7030408@intel.com>
2008-11-07 8:24 ` Greg KH
[not found] ` <20081107082432.GA6601@kroah.com>
2008-11-07 8:35 ` Zhao, Yu
[not found] ` <4913FDE3.8050804@intel.com>
2008-11-07 18:53 ` Greg KH
[not found] ` <20081107185325.GE2320@kroah.com>
2008-11-08 5:00 ` Yu Zhao
[not found] ` <49151CED.8060507@uniscape.net>
2008-11-08 5:25 ` Greg KH
2008-11-08 5:50 ` freevanx
2008-11-08 5:54 ` Greg KH
[not found] ` <20081108052519.GA11067@kroah.com>
2008-11-08 6:05 ` Yu Zhao
2008-11-09 14:19 ` Pavel Machek
[not found] ` <20081109141909.GA2458@ucw.cz>
2008-11-09 14:34 ` Alexander Graf
[not found] ` <20081107041721.GB15439@parisc-linux.org>
2008-12-11 1:43 ` Yu Zhao
[not found] ` <20081211014313.GA4947@yzhao12-linux.sh.intel.com>
2008-12-11 4:33 ` Grant Grundler
[not found] ` <20081022084324.GI3773@yzhao12-linux.sh.intel.com>
2008-10-22 14:34 ` [PATCH 9/16 v6] PCI: add boot option to align MMIO resources Bjorn Helgaas
[not found] ` <200810220834.07222.bjorn.helgaas@hp.com>
2008-10-22 14:52 ` Yu Zhao
[not found] ` <20081022084303.GH3773@yzhao12-linux.sh.intel.com>
2008-10-22 14:35 ` [PATCH 8/16 v6] PCI: add boot options to reassign resources Bjorn Helgaas
[not found] ` <200810220835.35866.bjorn.helgaas@hp.com>
2008-10-22 14:49 ` Yu Zhao
[not found] ` <20081022084241.GG3773@yzhao12-linux.sh.intel.com>
[not found] ` <86802c440810230010redfbbe7oaf94bf2077ccdcdf@mail.gmail.com>
2008-10-23 6:50 ` [PATCH 7/16 v6] PCI: cleanup pcibios_allocate_resources() Yu Zhao
2008-10-23 7:10 ` Yinghai Lu
[not found] ` <20081022084515.GO3773@yzhao12-linux.sh.intel.com>
2008-11-06 4:33 ` [PATCH 15/16 v6] PCI: document the SR-IOV sysfs entries Greg KH
[not found] ` <20081106043318.GB30292@kroah.com>
2008-11-06 4:46 ` Greg KH
[not found] ` <20081106044613.GA30397@kroah.com>
2008-11-07 3:01 ` Zhao, Yu
[not found] ` <4913AF89.2050504@intel.com>
2008-11-07 3:18 ` Greg KH
[not found] ` <20081107031837.GB30003@kroah.com>
2008-11-13 6:50 ` Yu Zhao
[not found] ` <20081113065024.GA3038@yzhao12-linux.sh.intel.com>
[not found] ` <20081114005538.GA21161@kroah.com>
2008-11-17 8:09 ` Yu Zhao
[not found] ` <20081117080949.GA5247@yzhao12-linux.sh.intel.com>
2008-11-18 15:05 ` Greg KH
2008-11-18 16:49 ` Kay Sievers
2008-11-06 4:48 ` [PATCH 0/16 v6] PCI: Linux kernel SR-IOV support Greg KH
[not found] ` <20081106044828.GA30417@kroah.com>
2008-11-06 15:40 ` H L
[not found] ` <909674.99469.qm@web45112.mail.sp1.yahoo.com>
2008-11-06 15:43 ` Greg KH
2008-11-07 5:18 ` Zhao, Yu
[not found] ` <4913CFBC.4040203@intel.com>
2008-11-07 6:07 ` Greg KH
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=48FF3E87.4090407@uniscape.net \
--to=yu.zhao@uniscape.net \
--cc=achiang@hp.com \
--cc=bjorn.helgaas@hp.com \
--cc=greg@kroah.com \
--cc=grundler@parisc-linux.org \
--cc=jbarnes@virtuousgeek.org \
--cc=kvm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=matthew@wil.cx \
--cc=mingo@elte.hu \
--cc=randy.dunlap@oracle.com \
--cc=rdreier@cisco.com \
--cc=virtualization@lists.linux-foundation.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).