From: Ian Campbell <ian.campbell@citrix.com>
To: xen-devel@lists.xensource.com
Cc: Ian Campbell <ian.campbell@citrix.com>
Subject: [PATCH 03/12] arm: align some register bit definitions
Date: Fri, 20 Jan 2012 12:06:29 +0000 [thread overview]
Message-ID: <1327061198-29854-3-git-send-email-ian.campbell@citrix.com> (raw)
In-Reply-To: <1327061025.30054.21.camel@zakaz.uk.xensource.com>
Probably got de-hard-tabbed at some point.
Signed-off-by: Ian Campbell <ian.campbell@citrix.com>
---
xen/include/asm-arm/processor.h | 80 +++++++++++++++++++-------------------
1 files changed, 40 insertions(+), 40 deletions(-)
diff --git a/xen/include/asm-arm/processor.h b/xen/include/asm-arm/processor.h
index 1f85d31..ec6fb48 100644
--- a/xen/include/asm-arm/processor.h
+++ b/xen/include/asm-arm/processor.h
@@ -17,12 +17,12 @@
#define PSR_MODE_UND 0x1b
#define PSR_MODE_SYS 0x1f
-#define PSR_THUMB (1<<5) /* Thumb Mode enable */
-#define PSR_FIQ_MASK (1<<6) /* Fast Interrupt mask */
-#define PSR_IRQ_MASK (1<<7) /* Interrupt mask */
-#define PSR_ABT_MASK (1<<8) /* Asynchronous Abort mask */
-#define PSR_BIG_ENDIAN (1<<9) /* Big Endian Mode */
-#define PSR_JAZELLE (1<<24) /* Jazelle Mode */
+#define PSR_THUMB (1<<5) /* Thumb Mode enable */
+#define PSR_FIQ_MASK (1<<6) /* Fast Interrupt mask */
+#define PSR_IRQ_MASK (1<<7) /* Interrupt mask */
+#define PSR_ABT_MASK (1<<8) /* Asynchronous Abort mask */
+#define PSR_BIG_ENDIAN (1<<9) /* Big Endian Mode */
+#define PSR_JAZELLE (1<<24) /* Jazelle Mode */
/* TTBCR Translation Table Base Control Register */
#define TTBCR_N_MASK 0x07
@@ -35,56 +35,56 @@
/* SCTLR System Control Register. */
/* HSCTLR is a subset of this. */
#define SCTLR_TE (1<<30)
-#define SCTLR_AFE (1<<29)
-#define SCTLR_TRE (1<<28)
-#define SCTLR_NMFI (1<<27)
+#define SCTLR_AFE (1<<29)
+#define SCTLR_TRE (1<<28)
+#define SCTLR_NMFI (1<<27)
#define SCTLR_EE (1<<25)
#define SCTLR_VE (1<<24)
-#define SCTLR_U (1<<22)
+#define SCTLR_U (1<<22)
#define SCTLR_FI (1<<21)
-#define SCTLR_WXN (1<<19)
+#define SCTLR_WXN (1<<19)
#define SCTLR_HA (1<<17)
#define SCTLR_RR (1<<14)
-#define SCTLR_V (1<<13)
-#define SCTLR_I (1<<12)
-#define SCTLR_Z (1<<11)
+#define SCTLR_V (1<<13)
+#define SCTLR_I (1<<12)
+#define SCTLR_Z (1<<11)
#define SCTLR_SW (1<<10)
-#define SCTLR_B (1<<7)
-#define SCTLR_C (1<<2)
-#define SCTLR_A (1<<1)
-#define SCTLR_M (1<<0)
+#define SCTLR_B (1<<7)
+#define SCTLR_C (1<<2)
+#define SCTLR_A (1<<1)
+#define SCTLR_M (1<<0)
#define SCTLR_BASE 0x00c50078
-#define HSCTLR_BASE 0x30c51878
+#define HSCTLR_BASE 0x30c51878
/* HCR Hyp Configuration Register */
-#define HCR_TGE (1<<27)
-#define HCR_TVM (1<<26)
+#define HCR_TGE (1<<27)
+#define HCR_TVM (1<<26)
#define HCR_TTLB (1<<25)
-#define HCR_TPU (1<<24)
-#define HCR_TPC (1<<23)
-#define HCR_TSW (1<<22)
-#define HCR_TAC (1<<21)
-#define HCR_TIDCP (1<<20)
-#define HCR_TSC (1<<19)
+#define HCR_TPU (1<<24)
+#define HCR_TPC (1<<23)
+#define HCR_TSW (1<<22)
+#define HCR_TAC (1<<21)
+#define HCR_TIDCP (1<<20)
+#define HCR_TSC (1<<19)
#define HCR_TID3 (1<<18)
#define HCR_TID2 (1<<17)
#define HCR_TID1 (1<<16)
#define HCR_TID0 (1<<15)
-#define HCR_TWE (1<<14)
-#define HCR_TWI (1<<13)
-#define HCR_DC (1<<12)
-#define HCR_BSU_MASK (3<<10)
-#define HCR_FB (1<<9)
-#define HCR_VA (1<<8)
-#define HCR_VI (1<<7)
-#define HCR_VF (1<<6)
-#define HCR_AMO (1<<5)
-#define HCR_IMO (1<<4)
-#define HCR_FMO (1<<3)
-#define HCR_PTW (1<<2)
+#define HCR_TWE (1<<14)
+#define HCR_TWI (1<<13)
+#define HCR_DC (1<<12)
+#define HCR_BSU_MASK (3<<10)
+#define HCR_FB (1<<9)
+#define HCR_VA (1<<8)
+#define HCR_VI (1<<7)
+#define HCR_VF (1<<6)
+#define HCR_AMO (1<<5)
+#define HCR_IMO (1<<4)
+#define HCR_FMO (1<<3)
+#define HCR_PTW (1<<2)
#define HCR_SWIO (1<<1)
-#define HCR_VM (1<<0)
+#define HCR_VM (1<<0)
#define HSR_EC_WFI_WFE 0x01
#define HSR_EC_CP15_32 0x03
--
1.7.2.5
next prev parent reply other threads:[~2012-01-20 12:06 UTC|newest]
Thread overview: 30+ messages / expand[flat|nested] mbox.gz Atom feed top
2012-01-20 12:03 [PATCH 00/12] ARM: Slim down dummy.S Ian Campbell
2012-01-20 12:06 ` [PATCH 01/12] arm: add a missing local-vars comment Ian Campbell
2012-01-20 12:06 ` [PATCH 02/12] arm: define some more cp15 registers Ian Campbell
2012-01-20 12:06 ` Ian Campbell [this message]
2012-01-20 12:06 ` [PATCH 04/12] arm: remove some unnecessary symbols from dummy.S Ian Campbell
2012-01-20 12:06 ` [PATCH 05/12] arm: Add stub functions instead of using DUMMY Ian Campbell
2012-01-20 12:06 ` [PATCH 06/12] PM: only include XEN_SYSCTL_{get_pmstat, pm_op} if HAVE_ACPI Ian Campbell
2012-01-20 12:06 ` [PATCH 07/12] xen: allow tmem to be disabled on platforms which do not support it (ARM) Ian Campbell
2012-01-20 12:19 ` Stefano Stabellini
2012-01-20 12:25 ` Tim Deegan
2012-01-20 12:34 ` Jan Beulich
2012-01-20 22:24 ` Dan M @ Oracle
2012-01-20 12:28 ` Ian Campbell
2012-01-20 12:36 ` Jan Beulich
2012-01-20 12:39 ` Ian Campbell
2012-01-20 12:51 ` Jan Beulich
2012-01-20 12:06 ` [PATCH 08/12] arm: Implement arch_get_xen_caps Ian Campbell
2012-01-20 12:06 ` [PATCH 09/12] xen: only map PV guest grants via iommu if HAS_PASSTHROUGH Ian Campbell
2012-01-20 12:38 ` Jan Beulich
2012-01-20 12:40 ` Ian Campbell
2012-01-20 12:52 ` Jan Beulich
2012-01-20 12:06 ` [PATCH 10/12] arm: stub out PoD Ian Campbell
2012-01-20 12:20 ` Stefano Stabellini
2012-01-20 12:29 ` Ian Campbell
2012-01-20 12:35 ` Tim Deegan
2012-01-20 12:40 ` Ian Campbell
2012-01-20 12:06 ` [PATCH 11/12] arm: define max_page Ian Campbell
2012-01-20 12:06 ` [PATCH 12/12] arm: Group remaining dummy symbols somewhat according to functionality Ian Campbell
2012-01-20 12:20 ` [PATCH 00/12] ARM: Slim down dummy.S Stefano Stabellini
-- strict thread matches above, loose matches on Subject: below --
2012-02-14 14:43 [PATCH 00/12 v2] " Ian Campbell
2012-02-14 14:43 ` [PATCH 03/12] arm: align some register bit definitions Ian Campbell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1327061198-29854-3-git-send-email-ian.campbell@citrix.com \
--to=ian.campbell@citrix.com \
--cc=xen-devel@lists.xensource.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).