* [PATCH 0/4] VPMU: Performance counter virtualization for AMD family 10h processors
@ 2010-05-12 16:25 Wei Wang2
0 siblings, 0 replies; only message in thread
From: Wei Wang2 @ 2010-05-12 16:25 UTC (permalink / raw)
To: xen-devel@lists.xensource.com
Hi,
Thist patch set implements performance counter virtualization for AMD family
10h processors. Using this patch, profiling tools can be utilized directly
within HVM guest without modification.
AMD family 10h processor offers a hardware feature, the Guest Only bit, for
guest profiling. If GO bit is enabled, only guest cycles are counted. This
will highly reduced the complexity of hypervisor design and boost the
performance for profiling guest.
Thanks,
Wei
Signed-off-by: Wei Wang <wei.wang2@amd.com>
--
AMD GmbH, Germany
Operating System Research Center
Legal Information:
Advanced Micro Devices GmbH
Karl-Hammerschmidt-Str. 34
85609 Dornach b. München
Geschäftsführer: Andrew Bowd, Thomas M. McCoy, Giuliano Meroni
Sitz: Dornach, Gemeinde Aschheim, Landkreis München
Registergericht München, HRB Nr. 43632
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2010-05-12 16:25 UTC | newest]
Thread overview: (only message) (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2010-05-12 16:25 [PATCH 0/4] VPMU: Performance counter virtualization for AMD family 10h processors Wei Wang2
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).