xen-devel.lists.xenproject.org archive mirror
 help / color / mirror / Atom feed
* [PATCH v2 0/3] x86/dpci: bind legacy PCI interrupts to PVHv2 Dom0
@ 2017-04-19 15:11 Roger Pau Monne
  2017-04-19 15:11 ` [PATCH v2 1/3] x86/physdev: factor out the code to allocate and map a pirq Roger Pau Monne
                   ` (2 more replies)
  0 siblings, 3 replies; 19+ messages in thread
From: Roger Pau Monne @ 2017-04-19 15:11 UTC (permalink / raw)
  To: xen-devel; +Cc: boris.ostrovsky

Hello,

The following patches allow binding bare-metal GSIs into a PVHv2 Dom0, by
snooping on the vIO APICs writes made by Dom0.

This new version has reduced the number of patches from 5 to 3, first two
patches introduce the necessary code to bind GSIs into a PVH Dom0, and patch 3
snoops on vIO APIC writes for unmask and binds the GSI to Dom0.

The series has been tested with a PVHv2 Dom0 on a box with 3 IO APICs,
although all devices are wired up into the first IO APIC sadly.

A branch with the changes can be found at:

git://xenbits.xen.org/people/royger/xen.git dom0_gsi_v2

Thanks, Roger.


_______________________________________________
Xen-devel mailing list
Xen-devel@lists.xen.org
https://lists.xen.org/xen-devel

^ permalink raw reply	[flat|nested] 19+ messages in thread

end of thread, other threads:[~2017-05-17 10:14 UTC | newest]

Thread overview: 19+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2017-04-19 15:11 [PATCH v2 0/3] x86/dpci: bind legacy PCI interrupts to PVHv2 Dom0 Roger Pau Monne
2017-04-19 15:11 ` [PATCH v2 1/3] x86/physdev: factor out the code to allocate and map a pirq Roger Pau Monne
2017-05-12 12:56   ` Jan Beulich
2017-05-16  9:47     ` Roger Pau Monne
2017-05-16 12:03       ` Jan Beulich
2017-05-16 11:52   ` Roger Pau Monne
2017-05-16 12:13     ` Jan Beulich
2017-04-19 15:11 ` [PATCH v2 2/3] x86/pt: enable binding of GSIs to a PVH Dom0 Roger Pau Monne
2017-05-12 13:42   ` Jan Beulich
2017-05-16 15:55     ` Roger Pau Monne
2017-05-16 16:23       ` Jan Beulich
2017-05-17  8:26         ` Roger Pau Monne
2017-05-17  9:02           ` Jan Beulich
2017-05-17  9:34             ` Roger Pau Monne
2017-05-17  9:51               ` Jan Beulich
2017-05-17 10:13                 ` Roger Pau Monne
2017-04-19 15:11 ` [PATCH v2 3/3] x86/vioapic: bind interrupts to " Roger Pau Monne
2017-05-12 13:55   ` Jan Beulich
2017-05-16 16:15     ` Roger Pau Monne

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).