From: Sergej Proskurin <proskurin@sec.in.tum.de>
To: xen-devel@lists.xenproject.org
Cc: Sergej Proskurin <proskurin@sec.in.tum.de>,
Julien Grall <julien.grall@arm.com>,
Stefano Stabellini <sstabellini@kernel.org>
Subject: [PATCH v5 07/12] arm/mem_access: Introduce BIT_ULL bit operation
Date: Tue, 27 Jun 2017 13:52:15 +0200 [thread overview]
Message-ID: <20170627115220.21066-8-proskurin@sec.in.tum.de> (raw)
In-Reply-To: <20170627115220.21066-1-proskurin@sec.in.tum.de>
We introduce the BIT_ULL macro to using values of unsigned long long as
to enable setting bits of 64-bit registers on AArch32. In addition,
this commit adds a define holding the register width of 64 bit
double-word registers. This define simplifies using the associated
constants in the following commits.
Signed-off-by: Sergej Proskurin <proskurin@sec.in.tum.de>
---
Cc: Stefano Stabellini <sstabellini@kernel.org>
Cc: Julien Grall <julien.grall@arm.com>
---
v4: We reused the previous commit with the msg "arm/mem_access: Add
defines holding the width of 32/64bit regs" from v3, as we can reuse
the already existing define BITS_PER_WORD.
v5: Introduce a new macro BIT_ULL instead of changing the type of the
macro BIT.
Remove the define BITS_PER_DOUBLE_WORD.
---
xen/include/asm-arm/bitops.h | 1 +
1 file changed, 1 insertion(+)
diff --git a/xen/include/asm-arm/bitops.h b/xen/include/asm-arm/bitops.h
index bda889841b..1cbfb9edb2 100644
--- a/xen/include/asm-arm/bitops.h
+++ b/xen/include/asm-arm/bitops.h
@@ -24,6 +24,7 @@
#define BIT(nr) (1UL << (nr))
#define BIT_MASK(nr) (1UL << ((nr) % BITS_PER_WORD))
#define BIT_WORD(nr) ((nr) / BITS_PER_WORD)
+#define BIT_ULL(nr) (1ULL << (nr))
#define BITS_PER_BYTE 8
#define ADDR (*(volatile int *) addr)
--
2.13.1
_______________________________________________
Xen-devel mailing list
Xen-devel@lists.xen.org
https://lists.xen.org/xen-devel
next prev parent reply other threads:[~2017-06-27 11:52 UTC|newest]
Thread overview: 46+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-06-27 11:52 [PATCH v5 00/12] arm/mem_access: Walk guest page tables in SW if mem_access is active Sergej Proskurin
2017-06-27 11:52 ` [PATCH v5 01/12] arm/mem_access: Add and cleanup (TCR_|TTBCR_)* defines Sergej Proskurin
2017-07-04 16:04 ` Julien Grall
2017-06-27 11:52 ` [PATCH v5 02/12] arm/mem_access: Move PAGE_SHIFT_* macros to lib.h Sergej Proskurin
2017-06-27 12:04 ` Jan Beulich
2017-07-03 8:40 ` Sergej Proskurin
2017-07-03 9:03 ` Sergej Proskurin
2017-07-03 9:16 ` Jan Beulich
2017-07-03 13:07 ` Sergej Proskurin
2017-07-03 13:25 ` Jan Beulich
2017-07-03 9:13 ` Jan Beulich
2017-07-03 13:17 ` Sergej Proskurin
2017-07-03 13:27 ` Jan Beulich
2017-06-27 11:52 ` [PATCH v5 03/12] arm/mem_access: Add defines supporting PTs with varying page sizes Sergej Proskurin
2017-07-04 16:15 ` Julien Grall
2017-07-04 21:33 ` Sergej Proskurin
2017-07-05 11:41 ` Julien Grall
2017-07-05 11:48 ` Sergej Proskurin
2017-06-27 11:52 ` [PATCH v5 04/12] arm/lpae: Introduce lpae_page helper Sergej Proskurin
2017-07-04 16:23 ` Julien Grall
2017-07-05 13:11 ` Sergej Proskurin
2017-07-05 13:12 ` Julien Grall
2017-06-27 11:52 ` [PATCH v5 05/12] arm/mem_access: Add short-descriptor pte typedefs and macros Sergej Proskurin
2017-07-04 16:25 ` Julien Grall
2017-06-27 11:52 ` [PATCH v5 06/12] arm/mem_access: Introduce GV2M_EXEC permission Sergej Proskurin
2017-06-27 11:52 ` Sergej Proskurin [this message]
2017-07-04 16:26 ` [PATCH v5 07/12] arm/mem_access: Introduce BIT_ULL bit operation Julien Grall
2017-06-27 11:52 ` [PATCH v5 08/12] arm/mem_access: Introduce GENMASK_ULL " Sergej Proskurin
2017-07-04 16:28 ` Julien Grall
2017-07-04 20:46 ` Sergej Proskurin
2017-07-04 21:44 ` Sergej Proskurin
2017-07-05 12:39 ` Julien Grall
2017-06-27 11:52 ` [PATCH v5 09/12] arm/mem_access: Add software guest-page-table walk Sergej Proskurin
2017-07-04 16:58 ` Julien Grall
2017-07-04 20:25 ` Sergej Proskurin
2017-07-05 12:36 ` Julien Grall
2017-07-05 12:46 ` Sergej Proskurin
2017-06-27 11:52 ` [PATCH v5 10/12] arm/mem_access: Add long-descriptor based gpt Sergej Proskurin
2017-07-04 17:06 ` Julien Grall
2017-07-05 14:37 ` Sergej Proskurin
2017-07-05 14:47 ` Julien Grall
2017-07-06 11:18 ` Sergej Proskurin
2017-07-06 11:21 ` Julien Grall
2017-06-27 11:52 ` [PATCH v5 11/12] arm/mem_access: Add short-descriptor " Sergej Proskurin
2017-07-05 13:35 ` Julien Grall
2017-06-27 11:52 ` [PATCH v5 12/12] arm/mem_access: Walk the guest's pt in software Sergej Proskurin
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20170627115220.21066-8-proskurin@sec.in.tum.de \
--to=proskurin@sec.in.tum.de \
--cc=julien.grall@arm.com \
--cc=sstabellini@kernel.org \
--cc=xen-devel@lists.xenproject.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).