From: Julien Grall <julien.grall@linaro.org>
To: xen-devel@lists.xen.org
Cc: sstabellini@kernel.org, Julien Grall <julien.grall@linaro.org>,
andre.przywara@linaro.org
Subject: [PATCH v4 0/7] xen/arm32: Branch predictor hardening (XSA-254 variant 2)
Date: Fri, 2 Feb 2018 14:19:18 +0000 [thread overview]
Message-ID: <20180202141925.19387-1-julien.grall@linaro.org> (raw)
Hi all,
This series provides a skeleton for mitigating branch predictor hardening for
arm32 on exception entry.
It also implements mitigation for Cortex-A12, A15 and A17. SoC vendors with
affected CPUs are strongly encouraged to update.
For more information about the impact of this issue and the software mitigations
for Arm processors, please see http://www.arm.com/security-update.
Cheers,
Julien Grall (7):
xen/arm32: entry: Consolidate DEFINE_TRAP_ENTRY_* macros
xen/arm32: Add missing MIDR values for Cortex-A17 and A12
xen/arm32: entry: Add missing trap_reset entry
xen/arm32: Add skeleton to harden branch predictor aliasing attacks
xen/arm32: Invalidate BTB on guest exit for Cortex A17 and 12
xen/arm32: Invalidate icache on guest exist for Cortex-A15
xen/arm32: entry: Document the purpose of r11 in the traps handler
xen/arch/arm/Kconfig | 3 +
xen/arch/arm/arm32/entry.S | 147 +++++++++++++++++++++++++++++++++-------
xen/arch/arm/arm32/traps.c | 5 ++
xen/arch/arm/cpuerrata.c | 62 +++++++++++++++++
xen/include/asm-arm/processor.h | 4 ++
5 files changed, 196 insertions(+), 25 deletions(-)
--
2.11.0
_______________________________________________
Xen-devel mailing list
Xen-devel@lists.xenproject.org
https://lists.xenproject.org/mailman/listinfo/xen-devel
next reply other threads:[~2018-02-02 14:19 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-02-02 14:19 Julien Grall [this message]
2018-02-02 14:19 ` [PATCH v4 1/7] xen/arm32: entry: Consolidate DEFINE_TRAP_ENTRY_* macros Julien Grall
2018-02-02 14:19 ` [PATCH v4 2/7] xen/arm32: Add missing MIDR values for Cortex-A17 and A12 Julien Grall
2018-02-02 14:19 ` [PATCH v4 3/7] xen/arm32: entry: Add missing trap_reset entry Julien Grall
2018-02-02 14:19 ` [PATCH v4 4/7] xen/arm32: Add skeleton to harden branch predictor aliasing attacks Julien Grall
2018-02-02 14:19 ` [PATCH v4 5/7] xen/arm32: Invalidate BTB on guest exit for Cortex A17 and 12 Julien Grall
2018-02-02 14:19 ` [PATCH v4 6/7] xen/arm32: Invalidate icache on guest exist for Cortex-A15 Julien Grall
2018-02-02 14:19 ` [PATCH v4 7/7] xen/arm32: entry: Document the purpose of r11 in the traps handler Julien Grall
2018-02-02 19:38 ` [PATCH v4 0/7] xen/arm32: Branch predictor hardening (XSA-254 variant 2) Stefano Stabellini
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180202141925.19387-1-julien.grall@linaro.org \
--to=julien.grall@linaro.org \
--cc=andre.przywara@linaro.org \
--cc=sstabellini@kernel.org \
--cc=xen-devel@lists.xen.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).