From: Andrew Cooper <andrew.cooper3@citrix.com>
To: Jan Beulich <JBeulich@suse.com>,
xen-devel <xen-devel@lists.xenproject.org>
Subject: Re: [PATCH v3 12/18] x86emul: add tables for 0f38 and 0f3a extension space
Date: Mon, 20 Feb 2017 16:05:27 +0000 [thread overview]
Message-ID: <43b62876-21f7-4d21-9f2b-a730ca60219f@citrix.com> (raw)
In-Reply-To: <58A44636020000780013A1DA@prv-mh.provo.novell.com>
On 15/02/17 11:14, Jan Beulich wrote:
> @@ -2207,12 +2231,12 @@ x86_decode_twobyte(
> switch ( modrm_reg & 7 )
> {
> case 2: /* {,v}ldmxcsr */
> - state->desc = DstImplicit | SrcMem | ModRM | Mov;
> + state->desc = DstImplicit | SrcMem | Mov;
> op_bytes = 4;
> break;
>
> case 3: /* {,v}stmxcsr */
> - state->desc = DstMem | SrcImplicit | ModRM | Mov;
> + state->desc = DstMem | SrcImplicit | Mov;
> op_bytes = 4;
> break;
> }
Shouldn't this be folded into patch 7?
> @@ -2571,6 +2595,25 @@ x86_decode(
> }
> break;
> }
> + break;
> +
> + case vex_0f38:
> + d = ext0f38_table[b].to_memory ? DstMem | SrcReg
> + : DstReg | SrcMem;
> + if ( ext0f38_table[b].two_op )
> + d |= TwoOp;
> + if ( ext0f38_table[b].vsib )
> + d |= vSIB;
What prevents vSIB becoming set for a non-vex encoded 0f38 instruction?
> + state->simd_size = ext0f38_table[b].simd_size;
> + break;
> +
> + case vex_0f3a:
> + /*
> + * Cannot update d here yet, as the immediate operand still
> + * needs fetching.
> + */
> + default:
> + break;
> }
>
> if ( modrm_mod == 3 )
> @@ -7382,7 +7438,7 @@ x86_insn_modrm(const struct x86_emulate_
> {
> check_state(state);
>
> - if ( !(state->desc & ModRM) )
> + if ( state->modrm_mod > 3 )
Speaking of, there is still a bug with some existing x86_insn_modrm()
callsites.
Consider this a ping on the "Re: [Xen-devel] [PATCH] x86/svm: Adjust
ModRM Mode check in is_invlpg()" thread.
~Andrew
_______________________________________________
Xen-devel mailing list
Xen-devel@lists.xen.org
https://lists.xen.org/xen-devel
next prev parent reply other threads:[~2017-02-20 16:05 UTC|newest]
Thread overview: 39+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-02-15 10:47 [PATCH v3 00/18] x86emul: MMX/SSEn support Jan Beulich
2017-02-15 11:06 ` [PATCH v3 01/18] x86emul: catch exceptions occurring in stubs Jan Beulich
2017-02-15 11:27 ` Andrew Cooper
2017-02-15 11:49 ` Jan Beulich
2017-02-15 16:55 ` [PATCH v3.1 " Jan Beulich
2017-02-15 11:07 ` [PATCH v3 02/18] x86emul: support most memory accessing MMX/SSE{, 2, 3} insns Jan Beulich
2017-02-20 13:45 ` Andrew Cooper
2017-02-20 14:52 ` Jan Beulich
2017-02-20 18:40 ` Andrew Cooper
2017-02-21 8:44 ` Jan Beulich
2017-02-15 11:08 ` [PATCH v3 03/18] x86emul: support MMX/SSE{,2,3} moves Jan Beulich
2017-02-15 11:09 ` [PATCH v3 04/18] x86emul: support MMX/SSE/SSE2 converts Jan Beulich
2017-02-15 11:09 ` [PATCH v3 05/18] x86emul: support {,V}{,U}COMIS{S,D} Jan Beulich
2017-02-20 15:28 ` [PATCH v3 05/18] x86emul: support {, V}{, U}COMIS{S, D} Jan Beulich
2017-02-15 11:10 ` [PATCH v3 06/18] x86emul: support MMX/SSE/SSE2 insns with only register operands Jan Beulich
2017-02-15 11:11 ` [PATCH v3 07/18] x86emul: support {,V}{LD,ST}MXCSR Jan Beulich
2017-02-20 14:52 ` Andrew Cooper
2017-02-20 15:12 ` Jan Beulich
2017-02-20 15:33 ` Jan Beulich
2017-02-15 11:12 ` [PATCH v3 08/18] x86emul: support {,V}MOVNTDQA Jan Beulich
2017-02-20 15:01 ` Andrew Cooper
2017-02-20 15:13 ` Jan Beulich
2017-02-15 11:12 ` [PATCH v3 09/18] x86emul/test: split generic and testcase specific parts Jan Beulich
2017-02-20 15:13 ` Andrew Cooper
2017-02-15 11:13 ` [PATCH v3 10/18] x86emul: test coverage for SSE/SSE2 insns Jan Beulich
2017-02-20 15:24 ` Andrew Cooper
2017-02-20 15:40 ` Jan Beulich
2017-02-20 15:41 ` Andrew Cooper
2017-02-15 11:14 ` [PATCH v3 11/18] x86emul: honor MMXEXT feature flag Jan Beulich
2017-02-20 15:37 ` Andrew Cooper
2017-02-15 11:14 ` [PATCH v3 12/18] x86emul: add tables for 0f38 and 0f3a extension space Jan Beulich
2017-02-20 16:05 ` Andrew Cooper [this message]
2017-02-21 8:52 ` Jan Beulich
2017-02-15 11:15 ` [PATCH v3 13/18] x86emul: support SSSE3 insns Jan Beulich
2017-02-15 11:15 ` [PATCH v3 14/18] x86emul: support SSE4.1 insns Jan Beulich
2017-02-15 11:16 ` [PATCH v3 15/18] x86emul: support SSE4.2 insns Jan Beulich
2017-02-15 11:16 ` [PATCH v3 16/18] x86emul: support PCLMULQDQ Jan Beulich
2017-02-15 11:17 ` [PATCH v3 17/18] x86emul: support AESNI insns Jan Beulich
2017-02-15 11:17 ` [PATCH v3 18/18] x86emul: support SHA insns Jan Beulich
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=43b62876-21f7-4d21-9f2b-a730ca60219f@citrix.com \
--to=andrew.cooper3@citrix.com \
--cc=JBeulich@suse.com \
--cc=xen-devel@lists.xenproject.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).