From: Boris Ostrovsky <boris.ostrovsky@oracle.com>
To: Jan Beulich <JBeulich@suse.com>
Cc: keir@xen.org, suravee.suthikulpanit@amd.com,
andrew.cooper3@citrix.com, eddie.dong@intel.com,
dietmar.hahn@ts.fujitsu.com, xen-devel@lists.xen.org,
jun.nakajima@intel.com
Subject: Re: [PATCH v4 12/17] x86/VPMU: Handle PMU interrupts for PV guests
Date: Tue, 04 Feb 2014 10:26:02 -0500 [thread overview]
Message-ID: <52F1068A.6060500@oracle.com> (raw)
In-Reply-To: <52F0DB8F0200007800118F53@nat28.tlf.novell.com>
On 02/04/2014 06:22 AM, Jan Beulich wrote:
>>>> On 21.01.14 at 20:08, Boris Ostrovsky <boris.ostrovsky@oracle.com> wrote:
>> int vpmu_do_interrupt(struct cpu_user_regs *regs)
>> {
>> struct vcpu *v = current;
>> - struct vpmu_struct *vpmu = vcpu_vpmu(v);
>> + struct vpmu_struct *vpmu;
>>
>> - if ( vpmu->arch_vpmu_ops )
>> + /* dom0 will handle this interrupt */
>> + if ( v->domain->domain_id >= DOMID_FIRST_RESERVED )
>> + v = dom0->vcpu[smp_processor_id() % dom0->max_vcpus];
>> +
>> + vpmu = vcpu_vpmu(v);
>> + if ( !is_hvm_domain(v->domain) )
>> + {
>> + /* PV guest or dom0 is doing system profiling */
>> + const struct cpu_user_regs *gregs;
>> + int err;
>> +
>> + if ( v->arch.vpmu.xenpmu_data->pmu_flags & PMU_CACHED )
>> + return 1;
>> +
>> + /* PV guest will be reading PMU MSRs from xenpmu_data */
>> + vpmu_set(vpmu, VPMU_CONTEXT_SAVE | VPMU_CONTEXT_LOADED);
>> + err = vpmu->arch_vpmu_ops->arch_vpmu_save(v);
>> + vpmu_reset(vpmu, VPMU_CONTEXT_SAVE | VPMU_CONTEXT_LOADED);
>> +
>> + /* Store appropriate registers in xenpmu_data */
>> + if ( is_pv_32bit_domain(current->domain) )
>> + {
>> + /*
>> + * 32-bit dom0 cannot process Xen's addresses (which are 64 bit)
>> + * and therefore we treat it the same way as a non-priviledged
>> + * PV 32-bit domain.
>> + */
>> + struct compat_cpu_user_regs *cmp;
>> +
>> + gregs = guest_cpu_user_regs();
>> +
>> + cmp = (struct compat_cpu_user_regs *)
>> + &v->arch.vpmu.xenpmu_data->pmu.r.regs;
> Deliberate type changes like this can easily (and more readably as
> well as more forward compatibly) be done using (void *).
>
>> + XLAT_cpu_user_regs(cmp, gregs);
>> + }
>> + else if ( !is_control_domain(current->domain) &&
>> + !is_idle_vcpu(current) )
>> + {
>> + /* PV guest */
>> + gregs = guest_cpu_user_regs();
>> + memcpy(&v->arch.vpmu.xenpmu_data->pmu.r.regs,
>> + gregs, sizeof(struct cpu_user_regs));
>> + }
>> + else
>> + memcpy(&v->arch.vpmu.xenpmu_data->pmu.r.regs,
>> + regs, sizeof(struct cpu_user_regs));
>> +
>> + v->arch.vpmu.xenpmu_data->domain_id = current->domain->domain_id;
>> + v->arch.vpmu.xenpmu_data->vcpu_id = current->vcpu_id;
>> + v->arch.vpmu.xenpmu_data->pcpu_id = smp_processor_id();
>> +
>> + v->arch.vpmu.xenpmu_data->pmu_flags |= PMU_CACHED;
>> + apic_write(APIC_LVTPC, vpmu->hw_lapic_lvtpc | APIC_LVT_MASKED);
>> + vpmu->hw_lapic_lvtpc |= APIC_LVT_MASKED;
>> +
>> + send_guest_vcpu_virq(v, VIRQ_XENPMU);
>> +
>> + return 1;
>> + }
>> + else if ( vpmu->arch_vpmu_ops )
> If the previous (and only) if() branch returns unconditionally, using
> "else if" is more confusing then clarifying imo (and in any case
> needlessly growing the patch, even if just by a bit).
Not sure I understand what you are saying here.
Here is the code structure:
int vpmu_do_interrupt(struct cpu_user_regs *regs)
{
if ( !is_hvm_domain(v->domain) || (vpmu_mode & XENPMU_MODE_PRIV) )
{
// work
return 1;
}
else if ( vpmu->arch_vpmu_ops )
{
if ( !vpmu->arch_vpmu_ops->do_interrupt(regs) )
return 0;
// other work
return 1;
}
return 0;
}
What do you propose?
-boris
next prev parent reply other threads:[~2014-02-04 15:26 UTC|newest]
Thread overview: 48+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-01-21 19:08 [PATCH v4 00/17] x86/PMU: Xen PMU PV support Boris Ostrovsky
2014-01-21 19:08 ` [PATCH v4 01/17] common/symbols: Export hypervisor symbols to privileged guest Boris Ostrovsky
2014-01-24 14:16 ` Jan Beulich
2014-01-21 19:08 ` [PATCH v4 02/17] x86/VPMU: Stop AMD counters when called from vpmu_save_force() Boris Ostrovsky
2014-01-21 19:08 ` [PATCH v4 03/17] x86/VPMU: Minor VPMU cleanup Boris Ostrovsky
2014-01-24 14:28 ` Jan Beulich
2014-01-21 19:08 ` [PATCH v4 04/17] intel/VPMU: Clean up Intel VPMU code Boris Ostrovsky
2014-01-21 19:08 ` [PATCH v4 05/17] x86/VPMU: Handle APIC_LVTPC accesses Boris Ostrovsky
2014-01-21 19:08 ` [PATCH v4 06/17] intel/VPMU: MSR_CORE_PERF_GLOBAL_CTRL should be initialized to zero Boris Ostrovsky
2014-01-21 19:08 ` [PATCH v4 07/17] x86/VPMU: Add public xenpmu.h Boris Ostrovsky
2014-01-24 14:54 ` Jan Beulich
2014-01-24 16:49 ` Boris Ostrovsky
2014-01-24 16:57 ` Jan Beulich
2014-01-21 19:08 ` [PATCH v4 08/17] x86/VPMU: Make vpmu not HVM-specific Boris Ostrovsky
2014-01-24 14:59 ` Jan Beulich
2014-01-21 19:08 ` [PATCH v4 09/17] x86/VPMU: Interface for setting PMU mode and flags Boris Ostrovsky
2014-01-24 15:10 ` Jan Beulich
2014-01-24 17:13 ` Boris Ostrovsky
2014-01-27 8:34 ` Jan Beulich
2014-01-27 15:20 ` Boris Ostrovsky
2014-01-27 15:29 ` Jan Beulich
2014-01-21 19:08 ` [PATCH v4 10/17] x86/VPMU: Initialize PMU for PV guests Boris Ostrovsky
2014-01-31 16:58 ` Jan Beulich
2014-01-21 19:08 ` [PATCH v4 11/17] x86/VPMU: Add support for PMU register handling on " Boris Ostrovsky
2014-02-04 11:14 ` Jan Beulich
2014-02-04 15:07 ` Boris Ostrovsky
2014-01-21 19:08 ` [PATCH v4 12/17] x86/VPMU: Handle PMU interrupts for " Boris Ostrovsky
2014-02-04 11:22 ` Jan Beulich
2014-02-04 15:26 ` Boris Ostrovsky [this message]
2014-02-04 15:50 ` Jan Beulich
2014-01-21 19:08 ` [PATCH v4 13/17] x86/VPMU: Add privileged PMU mode Boris Ostrovsky
2014-02-04 11:31 ` Jan Beulich
2014-02-04 15:53 ` Boris Ostrovsky
2014-02-04 16:01 ` Jan Beulich
2014-02-04 16:13 ` Boris Ostrovsky
2014-02-04 16:39 ` Jan Beulich
2014-01-21 19:08 ` [PATCH v4 14/17] x86/VPMU: Save VPMU state for PV guests during context switch Boris Ostrovsky
2014-02-04 11:38 ` Jan Beulich
2014-02-04 15:56 ` Boris Ostrovsky
2014-01-21 19:09 ` [PATCH v4 15/17] x86/VPMU: NMI-based VPMU support Boris Ostrovsky
2014-02-04 11:48 ` Jan Beulich
2014-02-04 16:31 ` Boris Ostrovsky
2014-02-04 16:41 ` Jan Beulich
2014-02-04 16:50 ` Boris Ostrovsky
2014-01-21 19:09 ` [PATCH v4 16/17] x86/VPMU: Suport for PVH guests Boris Ostrovsky
2014-02-04 11:51 ` Jan Beulich
2014-02-04 16:44 ` Boris Ostrovsky
2014-01-21 19:09 ` [PATCH v4 17/17] x86/VPMU: Move VPMU files up from hvm/ directory Boris Ostrovsky
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=52F1068A.6060500@oracle.com \
--to=boris.ostrovsky@oracle.com \
--cc=JBeulich@suse.com \
--cc=andrew.cooper3@citrix.com \
--cc=dietmar.hahn@ts.fujitsu.com \
--cc=eddie.dong@intel.com \
--cc=jun.nakajima@intel.com \
--cc=keir@xen.org \
--cc=suravee.suthikulpanit@amd.com \
--cc=xen-devel@lists.xen.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).