From mboxrd@z Thu Jan 1 00:00:00 1970 From: Boris Ostrovsky Subject: Re: VM Feature levelling improvements proposal (draft C) Date: Tue, 18 Feb 2014 13:57:30 -0500 Message-ID: <5303AD1A.9010100@oracle.com> References: <53023729.7020009@citrix.com> <53038D7A.8030807@oracle.com> <53039F0E.8010302@citrix.com> Mime-Version: 1.0 Content-Type: text/plain; charset="us-ascii"; Format="flowed" Content-Transfer-Encoding: 7bit Return-path: In-Reply-To: <53039F0E.8010302@citrix.com> List-Unsubscribe: , List-Post: List-Help: List-Subscribe: , Sender: xen-devel-bounces@lists.xen.org Errors-To: xen-devel-bounces@lists.xen.org To: Andrew Cooper Cc: Keir Fraser , Jun Nakajima , Tim Deegan , Xen-devel List , Jan Beulich , SuraveeSuthikulpanit , "xiantao.zhang@intel.com" List-Id: xen-devel@lists.xenproject.org On 02/18/2014 12:57 PM, Andrew Cooper wrote: > AMD has the CPUID override MSRs 0xc001100{4,5} which cover the basic and > extended feature leaves. Are there any MSRs to cover > CPUID.0000_000D[ecx=1].eax which contains the 'XSAVEOPT' bit, or > CPUID.0000_0007[ecx=1].ebx which is the "structured extended" feature > map? I cant find any reference to new override MSRs in the manuals (or > with google), or to having cpuid faulting support like Intel cpus. Re: XSAVEOPT --- there is a bit for XSAVE (MSRC001_1004[58]). And since you can't use XSAVEOPT without XSAVE (you use the latter to initialize the save area) I think using this bit would be sufficient. -boris