From: Julien Grall <julien.grall@linaro.org>
To: vijay.kilari@gmail.com, Ian.Campbell@citrix.com,
stefano.stabellini@eu.citrix.com, stefano.stabellini@citrix.com,
xen-devel@lists.xen.org
Cc: Prasun.Kapoor@caviumnetworks.com, vijaya.kumar@caviumnetworks.com
Subject: Re: [PATCH v4 12/16] xen/arm: split vgic driver into generic and vgic-v2 driver
Date: Tue, 27 May 2014 17:50:34 +0100 [thread overview]
Message-ID: <5384C25A.4060709@linaro.org> (raw)
In-Reply-To: <1401100009-7326-13-git-send-email-vijay.kilari@gmail.com>
Hi Vijay,
On 05/26/2014 11:26 AM, vijay.kilari@gmail.com wrote:
> +static int vgic_v2_distr_mmio_read(struct vcpu *v, mmio_info_t *info)
> +{
I didn't review closer this function. I guess it's a simple copy from
vgic_distr_mmio_read?
[..]
> + /* Reserved -- read as zero */
> + case 0x00c ... 0x01c:
> + case 0x040 ... 0x07c:
> + case 0x7fc:
> + case 0xbfc:
> + case 0xf04 ... 0xf0c:
> + case 0xf30 ... 0xfcc:
> + goto read_as_zero;
Hrrmm ... actually you dropped REG( ). Please specify every big changes
you made in the commit message.
[..]
> +static int vgic_v2_to_sgi(struct vcpu *v, register_t sgir)
> +{
> +
> + int virq;
> + int irqmode;
> + unsigned long vcpu_mask = 0;
> +
> + irqmode = (sgir >> GICD_SGI_TARGET_LIST_SHIFT) & GICD_SGI_TARGET_LIST_MASK;
irqmode is an enum gic_sgi_mode, right? If so the type should be irqmode.
Futhermore in vgic_to_sgi you are using SGI_TARGET_* which as no
assigned value (see your enum). It doesn't sound right to blindly store
the architectural value in this enum...
> + virq = (sgir & GICD_SGI_INTID_MASK);
> + vcpu_mask = (sgir & GICD_SGI_TARGET_MASK) >> GICD_SGI_TARGET_SHIFT;
> +
> + return vgic_to_sgi(v, sgir, irqmode, virq, vcpu_mask);
> +}
> +
> +static int vgic_v2_distr_mmio_write(struct vcpu *v, mmio_info_t *info)
> +{
Same remark vgic_v2_distr_mmio_write. I didn't review closer this function.
[..]
> + case GICD_ICFGR: /* SGIs */
> + goto write_ignore;
> + case GICD_ICFGR + 1: /* PPIs */
> + /* It is implementation defined if these are writeable. We chose not */
> + goto write_ignore;
> + case GICD_ICFGR + 2 ... GICD_ICFGRN: /* SPIs */
> + if ( dabt.size != DABT_WORD ) goto bad_width;
> + rank = vgic_irq_rank(v, 2, gicd_reg - GICD_ICFGR, DABT_WORD);
> + vgic_lock_rank(v, rank);
> + if ( rank == NULL) goto write_ignore;
You've reintroduce the XSA-94 here (see bf70db7 vgic: Check rank in
GICD_ICFGR* emulation before locking). When you send a new version of a
serie, please check there is no update on this code which may fix error.
I saw you shared a part of the emulation between the distributor and the
redistributor in GICv3. I think you can also share with GICv2, this
could avoid fix in 2 places the same bug (or worst only fixing in 1 place).
[..]
> -static int vgic_to_sgi(struct vcpu *v, register_t sgir)
> +int vgic_to_sgi(struct vcpu *v, register_t sgir, int irqmode, int virq,
irqmode should be enum gic_sgi_mode.
> + unsigned long vcpu_mask)
You can't assume that all the VCPU bits will fit in an unsigned long. We
will have to use cpumask_t at some point.
I'm fine if you don't handle it for now, but you need to write down
somewhere the limitation of this function.
[..]
> + case SGI_TARGET_OTHERS:
> + case SGI_TARGET_SELF:
For this 2 case, you can't assume that vcpu_mask will be equal to 0...
It comes from the GICD_SGIR...
> + default:
> + gdprintk(XENLOG_WARNING, "vGICD: unhandled GICD_SGIR write %"PRIregister" with wrong mode\n",
> + sgir);
> + return 0;
> }
>
> for_each_set_bit( vcpuid, &vcpu_mask, d->max_vcpus )
> {
> if ( !is_vcpu_running(d, vcpuid) )
> {
> - gdprintk(XENLOG_WARNING, "vGICD: GICD_SGIR write r=%"PRIregister" vcpu_mask=%lx, wrong CPUTargetList\n",
> + gdprintk(XENLOG_WARNING, " write r=%"PRIregister" vcpu_mask=%lx, wrong CPUTargetList\n",
For clarity, I would keep at least vGIC in the warning message.
[..]
> @@ -654,7 +254,6 @@ out:
> int domain_vgic_init(struct domain *d)
> {
> int i;
> -
Spurious change? And also invalid following the coding style.
> d->arch.vgic.ctlr = 0;
>
> /* Currently nr_lines in vgic and gic doesn't have the same meanings
> @@ -665,20 +264,34 @@ int domain_vgic_init(struct domain *d)
> else
> d->arch.vgic.nr_lines = 0; /* We don't need SPIs for the guest */
>
> + if ( gic_hw_version() == GIC_V2 )
> + vgic_v2_init(d);
> + else
> + panic("No VGIC found\n");
As said on V3, panic is not the right solution in a domain creation code
path. You should return here.
Futhermore, gic_hw_version is returning an enum. I would use switch/case
there.
[..]
> + if ( d->arch.vgic.pending_irqs == NULL )
> + {
> + xfree(d->arch.vgic.shared_irqs);
> + return -ENOMEM;
> + }
> +
Hrrrmmm... this change has been pused more than one month ago on master.
Regards,
--
Julien Grall
next prev parent reply other threads:[~2014-05-27 16:50 UTC|newest]
Thread overview: 78+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-05-26 10:26 [PATCH v4 00/16] xen/arm: Add GICv3 support vijay.kilari
2014-05-26 10:26 ` [PATCH v4 01/16] xen/arm: move io.h as mmio.h to include folder vijay.kilari
2014-05-26 11:28 ` Julien Grall
2014-05-28 13:55 ` Stefano Stabellini
2014-05-26 10:26 ` [PATCH v4 02/16] xen/arm: make mmio handlers domain specific vijay.kilari
2014-05-26 12:33 ` Julien Grall
2014-05-28 14:05 ` Stefano Stabellini
2014-05-28 14:11 ` Julien Grall
2014-05-26 10:26 ` [PATCH v4 03/16] xen/arm: make sgi handling generic vijay.kilari
2014-05-26 12:41 ` Julien Grall
2014-05-26 12:45 ` Julien Grall
2014-05-28 14:10 ` Stefano Stabellini
2014-06-09 9:58 ` Vijay Kilari
2014-05-26 10:26 ` [PATCH v4 04/16] xen/arm: remove unused parameter in do_sgi call vijay.kilari
2014-05-26 12:48 ` Julien Grall
2014-05-26 10:26 ` [PATCH v4 05/16] xen/arm: use ioremap to map gic-v2 registers vijay.kilari
2014-05-26 13:10 ` Julien Grall
2014-05-30 12:54 ` Vijay Kilari
2014-05-28 14:26 ` Stefano Stabellini
2014-06-09 10:29 ` Vijay Kilari
2014-05-26 10:26 ` [PATCH v4 06/16] xen/arm: segregate and split GIC low level functionality vijay.kilari
2014-05-26 14:09 ` Julien Grall
2014-05-27 19:13 ` Julien Grall
2014-05-28 14:43 ` Stefano Stabellini
2014-05-26 10:26 ` [PATCH v4 07/16] arm/xen: move GIC context data structure to gic driver vijay.kilari
2014-05-26 14:32 ` Julien Grall
2014-05-28 14:49 ` Stefano Stabellini
2014-05-26 10:26 ` [PATCH v4 08/16] xen/arm: use device api to detect GIC version vijay.kilari
2014-05-26 14:39 ` Julien Grall
2014-05-28 14:52 ` Stefano Stabellini
2014-05-26 10:26 ` [PATCH v4 09/16] xen/arm: move vgic rank data to gic header file vijay.kilari
2014-05-27 11:32 ` Julien Grall
2014-05-28 14:54 ` Stefano Stabellini
2014-05-26 10:26 ` [PATCH v4 10/16] xen/arm: move vgic defines to vgic " vijay.kilari
2014-05-27 11:49 ` Julien Grall
2014-06-10 8:30 ` Vijay Kilari
2014-05-26 10:26 ` [PATCH v4 11/16] xen/arm: calculate vgic irq rank based on register size vijay.kilari
2014-05-27 11:56 ` Julien Grall
2014-05-30 8:59 ` Vijay Kilari
2014-05-30 9:58 ` Julien Grall
2014-05-30 10:24 ` Vijay Kilari
2014-05-30 10:36 ` Julien Grall
2014-05-30 10:51 ` Vijay Kilari
2014-05-30 10:54 ` Julien Grall
2014-05-26 10:26 ` [PATCH v4 12/16] xen/arm: split vgic driver into generic and vgic-v2 driver vijay.kilari
2014-05-27 16:50 ` Julien Grall [this message]
2014-05-26 10:26 ` [PATCH v4 13/16] xen/arm: Add support for GIC v3 vijay.kilari
2014-05-27 19:47 ` Julien Grall
2014-06-02 17:33 ` Stefano Stabellini
2014-06-03 8:54 ` Ian Campbell
2014-06-03 9:05 ` Julien Grall
2014-06-03 9:07 ` Ian Campbell
2014-06-03 10:43 ` Stefano Stabellini
2014-06-03 10:46 ` Stefano Stabellini
2014-05-26 10:26 ` [PATCH v4 14/16] xen/arm: Add virtual GICv3 support vijay.kilari
2014-06-02 15:50 ` Stefano Stabellini
2014-06-11 11:36 ` Vijay Kilari
2014-06-11 12:44 ` Stefano Stabellini
2014-06-02 16:10 ` Julien Grall
2014-06-02 16:15 ` Ian Campbell
2014-06-02 16:18 ` Julien Grall
2014-06-02 16:38 ` Ian Campbell
2014-06-02 16:46 ` Julien Grall
2014-05-26 10:26 ` [PATCH v4 15/16] xen/arm: Update Dom0 GIC dt node with GICv3 information vijay.kilari
2014-05-26 10:26 ` [PATCH v4 16/16] xen/arm: add SGI handling for GICv3 vijay.kilari
2014-06-02 16:05 ` Stefano Stabellini
2014-06-02 16:13 ` Ian Campbell
2014-06-11 12:34 ` Vijay Kilari
2014-06-02 16:17 ` Julien Grall
2014-06-11 12:35 ` Vijay Kilari
2014-06-11 12:38 ` Julien Grall
2014-06-12 6:53 ` Vijay Kilari
2014-06-12 21:56 ` Julien Grall
2014-06-13 8:34 ` Ian Campbell
2014-06-15 18:44 ` Julien Grall
2014-06-20 8:48 ` Vijay Kilari
2014-05-28 10:26 ` [PATCH v4 00/16] xen/arm: Add GICv3 support Ian Campbell
2014-05-28 12:34 ` Ian Campbell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=5384C25A.4060709@linaro.org \
--to=julien.grall@linaro.org \
--cc=Ian.Campbell@citrix.com \
--cc=Prasun.Kapoor@caviumnetworks.com \
--cc=stefano.stabellini@citrix.com \
--cc=stefano.stabellini@eu.citrix.com \
--cc=vijay.kilari@gmail.com \
--cc=vijaya.kumar@caviumnetworks.com \
--cc=xen-devel@lists.xen.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).