From mboxrd@z Thu Jan 1 00:00:00 1970 From: Julien Grall Subject: Re: [PATCH 2/2] xen/arm: observe itarget setting in vgic_enable_irqs and vgic_disable_irqs Date: Tue, 27 May 2014 17:54:24 +0100 Message-ID: <5384C340.6090904@linaro.org> References: <1401041192-20424-2-git-send-email-stefano.stabellini@eu.citrix.com> Mime-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Return-path: In-Reply-To: <1401041192-20424-2-git-send-email-stefano.stabellini@eu.citrix.com> List-Unsubscribe: , List-Post: List-Help: List-Subscribe: , Sender: xen-devel-bounces@lists.xen.org Errors-To: xen-devel-bounces@lists.xen.org To: Stefano Stabellini , xen-devel@lists.xensource.com Cc: julien.grall@citrix.com, Ian.Campbell@citrix.com List-Id: xen-devel@lists.xenproject.org Hi Stefano, On 05/25/2014 07:06 PM, Stefano Stabellini wrote: > while ( (i = find_next_bit(&mask, 32, i)) < 32 ) { > irq = i + (32 * n); > - p = irq_to_pending(v, irq); > + rank = vgic_irq_rank(v, 1, irq/32); > + vgic_lock_rank(v, rank); > + if ( irq >= 32 ) > + { > + target = rank->itargets[(irq%32)/4] >> (8*(irq % 4)); > + target &= 0xff; > + v_target = v->domain->vcpu[target]; Without looking to the target stuff (see comment on patch #1), I don't need to do a specific case for SPIs. It will avoid diverging following the IRQ type. Regards, -- Julien Grall