From mboxrd@z Thu Jan  1 00:00:00 1970
From: Paolo Bonzini <pbonzini@redhat.com>
Subject: Re: [Xen-devel] [v5][PATCH 0/5] xen: add Intel IGD
	passthrough support
Date: Mon, 30 Jun 2014 13:18:51 +0200
Message-ID: <53B1479B.3030707@redhat.com>
References: <53AA96DF.6070501@redhat.com>	<53AA9B58.6050803@intel.com>	<53AA9C4E.9070506@redhat.com>	<53ABE551.3080407@intel.com>	<53ABF00E.6000309@redhat.com>	<53B0D0C5.60000@intel.com>	<20140630064822.GB14491@redhat.com>	<53B110CA.6070606@intel.com>	<20140630090511.GB15777@redhat.com>	<53B1300D.10001@intel.com>
	<20140630095509.GA17700@redhat.com> <53B139E6.1020607@intel.com>
Mime-Version: 1.0
Content-Type: text/plain; charset=ISO-8859-1; format=flowed
Content-Transfer-Encoding: 7bit
Return-path: <qemu-devel-bounces+gceq-qemu-devel=gmane.org@nongnu.org>
In-Reply-To: <53B139E6.1020607@intel.com>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+gceq-qemu-devel=gmane.org@nongnu.org
Sender: qemu-devel-bounces+gceq-qemu-devel=gmane.org@nongnu.org
To: "Chen, Tiejun" <tiejun.chen@intel.com>, "Michael S. Tsirkin" <mst@redhat.com>
Cc: peter.maydell@linaro.org, xen-devel@lists.xensource.com, stefano.stabellini@eu.citrix.com, allen.m.kay@intel.com, Kelly.Zytaruk@amd.com, qemu-devel@nongnu.org, yang.z.zhang@intel.com, anthony@codemonkey.ws, anthony.perard@citrix.com
List-Id: xen-devel@lists.xenproject.org

Il 30/06/2014 12:20, Chen, Tiejun ha scritto:
>
> I already post this to mainline to change as follows:
>
> -    while ((pch = pci_get_class(PCI_CLASS_BRIDGE_ISA << 8, pch))) {
> +    pch = pci_get_bus_and_slot(0, PCI_DEVFN(0x1f, 0));
> +    if (pch) {
>
> Please refer to this,
>
> [RFC][PATCH] gpu:drm:i915:intel_detect_pch: back to check devfn instead
> of check class type
>
> Linux Native guys would like to accept this. And actually Windows always
> use devfn to detect this.

Fair enough, but that means that, when using IGD, Q35 will have to move 
the ISA bridge off 1f.0.

To me it seems fairly clear that as things stand IGD is not 
virtualizable without PV support.  We're beating a dead horse.

Paolo