From: Brijesh Singh <brijeshkumar.singh@amd.com>
To: Julien Grall <julien.grall@citrix.com>, xen-devel@lists.xen.org
Cc: stefano.stabellini@citrix.com, brijeshkumar.singh@amd.com,
suravee.suthikulpanit@amd.com, ian.campbell@citrix.com
Subject: Re: [PATCH v2] xen:arm: use SMC64 version function ID on ARM64
Date: Mon, 5 Oct 2015 11:32:22 -0500 [thread overview]
Message-ID: <5612A616.3030906@amd.com> (raw)
In-Reply-To: <56129F3A.8000002@citrix.com>
On 10/05/2015 11:03 AM, Julien Grall wrote:
> Hi,
>
> From the commit title, it's not clear that you are touching the PSCI code.
>
> I would rewrite it like:
>
> "xen/arm: psci: use SMC64 function ID when available on ARM64"
>
> On 05/10/15 16:27, Brijesh Singh wrote:
>> As per PSCI 0.2 spec, if CPU_ON entry_point_address is 64-bit then SMC
>> call function ID parameter should be set to SMC64 version.
>>
>> Signed-off-by: Brijesh Singh <brijeshkumar.singh@amd.com>
>> ---
>> xen/arch/arm/psci.c | 13 ++++++++++++-
>> 1 file changed, 12 insertions(+), 1 deletion(-)
>>
>> diff --git a/xen/arch/arm/psci.c b/xen/arch/arm/psci.c
>> index 7ad6a43..654b89f 100644
>> --- a/xen/arch/arm/psci.c
>> +++ b/xen/arch/arm/psci.c
>> @@ -23,6 +23,17 @@
>> #include <xen/smp.h>
>> #include <asm/psci.h>
>>
>> +/* While a 64-bit OS can make SMC32 call convension but some calls which
>
> s/convension/convention/
>
>> + * requires passing function addresses (e.g CPU_ON) should set the
>> + * parameter ID to SMC64. The macro will be used to choose the appropriate
>> + * parameter ID.
>
> This comment gives the impression that the only reason to use SMC64
> convention is to support 64bit address entry point.
> But this is not true. SMC64 also brings the support of 64bit target
> affinity, change the type of the return...
>
> Please make a generic comment similar to the Linux one. I.e:
>
> "While a 64-bit OS can make calls with SMC32 calling conventions, for
> some calls it is necessary to use SMC64 to pass or return 64-bit values.
> For such calls PSCI_0_2_FN_NATIVE(x) will choose the appropriate
> (native-width) function ID."
>
Thanks for review. I will shortly send v3 with updated comment and patch title.
>> + */
>> +#ifdef CONFIG_ARM_64
>> +#define PSCI_0_2_FN_NATIVE(name) PSCI_0_2_FN64_##name
>> +#else
>> +#define PSCI_0_2_FN_NATIVE(name) PSCI_0_2_FN_##name
>> +#endif
>> +
>> uint32_t psci_ver;
>>
>> static uint32_t psci_cpu_on_nr;
>> @@ -116,7 +127,7 @@ int __init psci_init_0_2(void)
>> return -EOPNOTSUPP;
>> }
>>
>> - psci_cpu_on_nr = PSCI_0_2_FN_CPU_ON;
>> + psci_cpu_on_nr = PSCI_0_2_FN_NATIVE(CPU_ON);
>>
>> printk(XENLOG_INFO "Using PSCI-0.2 for SMP bringup\n");
>>
>>
>
> Regards,
>
>
-Brijesh
prev parent reply other threads:[~2015-10-05 16:32 UTC|newest]
Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-10-05 15:27 [PATCH v2] xen:arm: use SMC64 version function ID on ARM64 Brijesh Singh
2015-10-05 16:03 ` Julien Grall
2015-10-05 16:32 ` Brijesh Singh [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=5612A616.3030906@amd.com \
--to=brijeshkumar.singh@amd.com \
--cc=ian.campbell@citrix.com \
--cc=julien.grall@citrix.com \
--cc=stefano.stabellini@citrix.com \
--cc=suravee.suthikulpanit@amd.com \
--cc=xen-devel@lists.xen.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).