From: Shanker Donthineni <shankerd@codeaurora.org>
To: Julien Grall <julien.grall@arm.com>,
xen-devel <xen-devel@lists.xensource.com>,
Stefano Stabellini <sstabellini@kernel.org>
Cc: Andre Przywara <andre.przywara@arm.com>,
Philip Elcan <pelcan@codeaurora.org>,
Vikram Sethi <vikrams@codeaurora.org>,
Wei Chen <wei.chen@linaro.org>
Subject: Re: [PATCH v3] arm/acpi: Add Server Base System Architecture UART support
Date: Mon, 6 Jun 2016 14:55:21 -0500 [thread overview]
Message-ID: <5755D529.6090702@codeaurora.org> (raw)
In-Reply-To: <57559EFA.6050001@arm.com>
Hi Julien,
On 06/06/2016 11:04 AM, Julien Grall wrote:
> Hi Shanker,
>
> On 03/06/16 18:39, Shanker Donthineni wrote:
>> The ARM Server Base System Architecture describes a generic UART
>> interface. It doesn't support clock control registers, modem
>> control, DMA and hardware flow control features. So, extend the
>> driver probe() to handle SBSA interface and skip the accessing
>> PL011 registers that are not described in SBSA document
>> (ARM-DEN-0029 Version 3.0, 6 APPENDIX B: GENERIC UART).
>>
>> Signed-off-by: Shanker Donthineni <shankerd@codeaurora.org>
>> ---
>> Changes since v2:
>> Edited commit text to include SBSA document version.
>> Remove setting baudrate code completely as per Julien's suggestion.
>
> This item and ...
>
>> Support both the SBSA interface types ACPI_DBG2_SBSA &
> ACPI_DBG2_SBSA_32.
>> Replace MIS references with combination of RIS & IMSC.
>
> this one need some description in the commit message to explain why it is fine for non-SBSA UART to do it.
>
I have not tested this patch on non-SBSA UART platform, let me apply this change only for SBSA UART driver
for safe side.
> The later also needs some explanation why MIS could be replaced by RIS & IMSC.
>
> Lastly, IHMO those 2 items should be in separate patch to make the review easier.
>
>>
>> Changes since v1:
>> Don't access UART registers that are not part of SBSA document.
>> Move setting baudrate function to a separate function.
>>
>> xen/drivers/char/pl011.c | 76
> ++++++++++++++++++++++++++----------------------
>> 1 file changed, 41 insertions(+), 35 deletions(-)
>>
>> diff --git a/xen/drivers/char/pl011.c b/xen/drivers/char/pl011.c
>> index 1212d5c..3497d61 100644
>> --- a/xen/drivers/char/pl011.c
>> +++ b/xen/drivers/char/pl011.c
>> @@ -31,7 +31,7 @@
>> #include <asm/io.h>
>>
>> static struct pl011 {
>> - unsigned int baud, clock_hz, data_bits, parity, stop_bits;
>> + unsigned int data_bits, parity, stop_bits;
>> unsigned int irq;
>> void __iomem *regs;
>> /* UART with IRQ line: interrupt-driven I/O. */
>> @@ -41,6 +41,7 @@ static struct pl011 {
>> /* struct timer timer; */
>> /* unsigned int timeout_ms; */
>> /* bool_t probing, intr_works; */
>> + bool sbsa; /* ARM SBSA generic interface */
>> } pl011_com = {0};
>>
>> /* These parity settings can be ORed directly into the LCR. */
>> @@ -57,7 +58,9 @@ static void pl011_interrupt(int irq, void *data,
> struct cpu_user_regs *regs)
>> {
>> struct serial_port *port = data;
>> struct pl011 *uart = port->uart;
>> - unsigned int status = pl011_read(uart, MIS);
>> + unsigned int status = pl011_read(uart, RIS);
>> +
>> + status &= pl011_read(uart, IMSC);
>>
>> if ( status )
>> {
>> @@ -76,7 +79,7 @@ static void pl011_interrupt(int irq, void *data,
> struct cpu_user_regs *regs)
>> if ( status & (TXI) )
>> serial_tx_interrupt(port, regs);
>>
>> - status = pl011_read(uart, MIS);
>> + status = pl011_read(uart, RIS) & pl011_read(uart, IMSC);
>
> Please introduce a helper to read the status.
>
>> } while (status != 0);
>> }
>> }
>
> Regards,
>
--
Shanker Donthineni
Qualcomm Technologies, Inc. on behalf of Qualcomm Innovation Center, Inc.
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, a Linux Foundation Collaborative Project
_______________________________________________
Xen-devel mailing list
Xen-devel@lists.xen.org
http://lists.xen.org/xen-devel
next prev parent reply other threads:[~2016-06-06 19:55 UTC|newest]
Thread overview: 4+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-06-03 17:39 [PATCH v3] arm/acpi: Add Server Base System Architecture UART support Shanker Donthineni
2016-06-06 16:04 ` Julien Grall
2016-06-06 19:55 ` Shanker Donthineni [this message]
2016-06-06 20:11 ` Julien Grall
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=5755D529.6090702@codeaurora.org \
--to=shankerd@codeaurora.org \
--cc=andre.przywara@arm.com \
--cc=julien.grall@arm.com \
--cc=pelcan@codeaurora.org \
--cc=sstabellini@kernel.org \
--cc=vikrams@codeaurora.org \
--cc=wei.chen@linaro.org \
--cc=xen-devel@lists.xensource.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).