From: Keir Fraser <keir@xen.org>
To: "Dong, Eddie" <eddie.dong@intel.com>
Cc: "xen-devel@lists.xensource.com" <xen-devel@lists.xensource.com>
Subject: Re: Addback capability check for non-initial features
Date: Fri, 10 Jun 2011 08:33:30 +0100 [thread overview]
Message-ID: <CA17875A.2E743%keir@xen.org> (raw)
In-Reply-To: <1A42CE6F5F474C41B63392A5F80372B256260B2A@shsmsx501.ccr.corp.intel.com>
On 10/06/2011 06:50, "Dong, Eddie" <eddie.dong@intel.com> wrote:
>
> add back missing capability check of MSR_IA32_VMX_PROCBASED_CTLS.
>
> Besides initial configuration, adjust_vmx_controls is responsible for
> hardware capibility check as well. This patch add back the check.
I've fixed this and then applied it as xen-unstable:23508. Please take a
look.
-- Keir
> Signed-off-by: Eddie Dong <eddie.dong@intel.com>
>
> diff -r 43a06a43e60b xen/arch/x86/hvm/vmx/vmcs.c
> --- a/xen/arch/x86/hvm/vmx/vmcs.c Thu Jun 09 16:30:34 2011 +0800
> +++ b/xen/arch/x86/hvm/vmx/vmcs.c Fri Jun 10 13:28:49 2011 +0800
> @@ -148,6 +148,11 @@ static int vmx_init_vmcs_config(void)
> MSR_IA32_VMX_PINBASED_CTLS, &mismatch);
>
> min = (CPU_BASED_HLT_EXITING |
> + CPU_BASED_VIRTUAL_INTR_PENDING |
> +#ifdef __x86_64__
> + CPU_BASED_CR8_LOAD_EXITING |
> + CPU_BASED_CR8_STORE_EXITING |
> +#endif
> CPU_BASED_INVLPG_EXITING |
> CPU_BASED_CR3_LOAD_EXITING |
> CPU_BASED_CR3_STORE_EXITING |
> @@ -164,15 +169,12 @@ static int vmx_init_vmcs_config(void)
> _vmx_cpu_based_exec_control = adjust_vmx_controls(
> "CPU-Based Exec Control", min, opt,
> MSR_IA32_VMX_PROCBASED_CTLS, &mismatch);
> - _vmx_cpu_based_exec_control &= ~CPU_BASED_RDTSC_EXITING;
> + _vmx_cpu_based_exec_control &= ~(CPU_BASED_RDTSC_EXITING |
> + CPU_BASED_VIRTUAL_INTR_PENDING);
> #ifdef __x86_64__
> if ( !(_vmx_cpu_based_exec_control & CPU_BASED_TPR_SHADOW) )
> - {
> - min |= CPU_BASED_CR8_LOAD_EXITING | CPU_BASED_CR8_STORE_EXITING;
> - _vmx_cpu_based_exec_control = adjust_vmx_controls(
> - "CPU-Based Exec Control", min, opt,
> - MSR_IA32_VMX_PROCBASED_CTLS, &mismatch);
> - }
> + _vmx_cpu_based_exec_control &= ~(CPU_BASED_CR8_LOAD_EXITING |
> + CPU_BASED_CR8_STORE_EXITING);
> #endif
>
> if ( _vmx_cpu_based_exec_control & CPU_BASED_ACTIVATE_SECONDARY_CONTROLS
> )
next prev parent reply other threads:[~2011-06-10 7:33 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2011-06-09 15:49 Bug in smpboot.c? John McDermott (U.S. Navy Employee)
2011-06-09 22:09 ` Keir Fraser
2011-06-10 5:36 ` Addback capability check for non-initial features Dong, Eddie
2011-06-10 5:50 ` Dong, Eddie
2011-06-10 6:05 ` Keir Fraser
2011-06-10 6:33 ` Dong, Eddie
2011-06-10 6:58 ` Keir Fraser
2011-06-10 7:33 ` Keir Fraser [this message]
2011-06-10 8:05 ` Dong, Eddie
2011-06-10 7:30 ` Bug in smpboot.c? Keir Fraser
2011-06-10 11:31 ` John McDermott CIV
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CA17875A.2E743%keir@xen.org \
--to=keir@xen.org \
--cc=eddie.dong@intel.com \
--cc=xen-devel@lists.xensource.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).