From mboxrd@z Thu Jan  1 00:00:00 1970
From: Keir Fraser <keir.xen@gmail.com>
Subject: Re: [PATCH] x86: don't expose SYSENTER on unknown CPUs
Date: Fri, 17 Aug 2012 17:43:36 +0100
Message-ID: <CC543348.3C46F%keir.xen@gmail.com>
References: <502E8C89020000780009600F@nat28.tlf.novell.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Return-path: <xen-devel-bounces@lists.xen.org>
In-Reply-To: <502E8C89020000780009600F@nat28.tlf.novell.com>
List-Unsubscribe: <http://lists.xen.org/cgi-bin/mailman/options/xen-devel>,
	<mailto:xen-devel-request@lists.xen.org?subject=unsubscribe>
List-Post: <mailto:xen-devel@lists.xen.org>
List-Help: <mailto:xen-devel-request@lists.xen.org?subject=help>
List-Subscribe: <http://lists.xen.org/cgi-bin/mailman/listinfo/xen-devel>,
	<mailto:xen-devel-request@lists.xen.org?subject=subscribe>
Sender: xen-devel-bounces@lists.xen.org
Errors-To: xen-devel-bounces@lists.xen.org
To: Jan Beulich <JBeulich@suse.com>, xen-devel <xen-devel@lists.xen.org>
List-Id: xen-devel@lists.xenproject.org

On 17/08/2012 17:25, "Jan Beulich" <JBeulich@suse.com> wrote:

> So far we only ever set up the respective MSRs on Intel CPUs, yet we
> hide the feature only on a 32-bit hypervisor. That prevents booting of
> PV guests on top of a 64-bit hypervisor making use of the instruction
> on unknown CPUs (VIA in this case).
> 
> Signed-off-by: Jan Beulich <jbeulich@suse.com>

Acked-by: Keir Fraser <keir@xen.org>

> --- a/xen/arch/x86/cpu/common.c
> +++ b/xen/arch/x86/cpu/common.c
> @@ -55,6 +55,7 @@ static void default_init(struct cpuinfo_
> /* Not much we can do here... */
> /* Check if at least it has cpuid */
> BUG_ON(c->cpuid_level == -1);
> + __clear_bit(X86_FEATURE_SEP, c->x86_capability);
>  }
>  
>  static struct cpu_dev default_cpu = {
> 
> 
> 
> _______________________________________________
> Xen-devel mailing list
> Xen-devel@lists.xen.org
> http://lists.xen.org/xen-devel