All of lore.kernel.org
 help / color / mirror / Atom feed
From: Marc Zyngier <maz@kernel.org>
To: David Lechner <david@lechnology.com>
Cc: Grzegorz Jaszczyk <grzegorz.jaszczyk@linaro.org>,
	Sekhar Nori <nsekhar@ti.com>,
	linux-kernel@vger.kernel.org,
	Bartosz Golaszewski <bgolaszewski@baylibre.com>,
	Thomas Gleixner <tglx@linutronix.de>,
	linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH] irqchip/irq-pruss-intc: implement set_type() callback
Date: Tue, 05 Jan 2021 08:47:54 +0000	[thread overview]
Message-ID: <02075e85faa562e19b3aeccd53635cbc@kernel.org> (raw)
In-Reply-To: <20210104183656.333256-1-david@lechnology.com>

On 2021-01-04 18:36, David Lechner wrote:
> This implements the irqchip set_type() callback for the TI PRUSS
> interrupt controller. This is needed for cases where an event needs
> to be active low.
> 
> According to the technical reference manual, the polarity should always
> be set to high, however in practice, the polarity needs to be set low
> for the McASP Tx/Rx system event in conjunction with soft UART PRU
> firmware for TI AM18XX SoCs, otherwise it doesn't work.

I remember asking about this when I reviewed the patch series, and
was told that there was no need to handle anything *but* level high.
As a consequence, the DT binding doesn't have any way to express
the trigger configuration.

Now this? What is going to drive the configuration?

> 
> Signed-off-by: David Lechner <david@lechnology.com>
> ---
>  drivers/irqchip/irq-pruss-intc.c | 27 +++++++++++++++++++++++++++
>  1 file changed, 27 insertions(+)
> 
> diff --git a/drivers/irqchip/irq-pruss-intc.c 
> b/drivers/irqchip/irq-pruss-intc.c
> index 5409016e6ca0..f882af8a7ded 100644
> --- a/drivers/irqchip/irq-pruss-intc.c
> +++ b/drivers/irqchip/irq-pruss-intc.c
> @@ -334,6 +334,32 @@ static void pruss_intc_irq_unmask(struct irq_data 
> *data)
>  	pruss_intc_write_reg(intc, PRU_INTC_EISR, hwirq);
>  }
> 
> +static int pruss_intc_irq_set_type(struct irq_data *data, unsigned int 
> type)
> +{
> +	struct pruss_intc *intc = irq_data_get_irq_chip_data(data);
> +	u32 reg, bit, val;
> +
> +	if (type & IRQ_TYPE_LEVEL_MASK) {
> +		/* polarity register */
> +		reg = PRU_INTC_SIPR(data->hwirq / 32);
> +		bit = BIT(data->hwirq % 32);
> +		val = pruss_intc_read_reg(intc, reg);
> +
> +		/*
> +		 * This check also ensures that IRQ_TYPE_DEFAULT will result
> +		 * in setting the level to high.
> +		 */
> +		if (type & IRQ_TYPE_LEVEL_HIGH)
> +			val |= bit;
> +		else
> +			val &= ~bit;
> +
> +		pruss_intc_write_reg(intc, reg, val);

RMW  of a shared register without locking?

> +	}
> +
> +	return 0;

What happens when this is passed an edge configuration? It should at
least return an error.

> +}
> +
>  static int pruss_intc_irq_reqres(struct irq_data *data)
>  {
>  	if (!try_module_get(THIS_MODULE))
> @@ -389,6 +415,7 @@ static struct irq_chip pruss_irqchip = {
>  	.irq_ack		= pruss_intc_irq_ack,
>  	.irq_mask		= pruss_intc_irq_mask,
>  	.irq_unmask		= pruss_intc_irq_unmask,
> +	.irq_set_type		= pruss_intc_irq_set_type,
>  	.irq_request_resources	= pruss_intc_irq_reqres,
>  	.irq_release_resources	= pruss_intc_irq_relres,
>  	.irq_get_irqchip_state	= pruss_intc_irq_get_irqchip_state,

Thanks,

         M.
-- 
Jazz is not dead. It just smells funny...

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

WARNING: multiple messages have this Message-ID (diff)
From: Marc Zyngier <maz@kernel.org>
To: David Lechner <david@lechnology.com>
Cc: linux-kernel@vger.kernel.org,
	Thomas Gleixner <tglx@linutronix.de>, Suman Anna <s-anna@ti.com>,
	Grzegorz Jaszczyk <grzegorz.jaszczyk@linaro.org>,
	Sekhar Nori <nsekhar@ti.com>,
	Bartosz Golaszewski <bgolaszewski@baylibre.com>,
	linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH] irqchip/irq-pruss-intc: implement set_type() callback
Date: Tue, 05 Jan 2021 08:47:54 +0000	[thread overview]
Message-ID: <02075e85faa562e19b3aeccd53635cbc@kernel.org> (raw)
In-Reply-To: <20210104183656.333256-1-david@lechnology.com>

On 2021-01-04 18:36, David Lechner wrote:
> This implements the irqchip set_type() callback for the TI PRUSS
> interrupt controller. This is needed for cases where an event needs
> to be active low.
> 
> According to the technical reference manual, the polarity should always
> be set to high, however in practice, the polarity needs to be set low
> for the McASP Tx/Rx system event in conjunction with soft UART PRU
> firmware for TI AM18XX SoCs, otherwise it doesn't work.

I remember asking about this when I reviewed the patch series, and
was told that there was no need to handle anything *but* level high.
As a consequence, the DT binding doesn't have any way to express
the trigger configuration.

Now this? What is going to drive the configuration?

> 
> Signed-off-by: David Lechner <david@lechnology.com>
> ---
>  drivers/irqchip/irq-pruss-intc.c | 27 +++++++++++++++++++++++++++
>  1 file changed, 27 insertions(+)
> 
> diff --git a/drivers/irqchip/irq-pruss-intc.c 
> b/drivers/irqchip/irq-pruss-intc.c
> index 5409016e6ca0..f882af8a7ded 100644
> --- a/drivers/irqchip/irq-pruss-intc.c
> +++ b/drivers/irqchip/irq-pruss-intc.c
> @@ -334,6 +334,32 @@ static void pruss_intc_irq_unmask(struct irq_data 
> *data)
>  	pruss_intc_write_reg(intc, PRU_INTC_EISR, hwirq);
>  }
> 
> +static int pruss_intc_irq_set_type(struct irq_data *data, unsigned int 
> type)
> +{
> +	struct pruss_intc *intc = irq_data_get_irq_chip_data(data);
> +	u32 reg, bit, val;
> +
> +	if (type & IRQ_TYPE_LEVEL_MASK) {
> +		/* polarity register */
> +		reg = PRU_INTC_SIPR(data->hwirq / 32);
> +		bit = BIT(data->hwirq % 32);
> +		val = pruss_intc_read_reg(intc, reg);
> +
> +		/*
> +		 * This check also ensures that IRQ_TYPE_DEFAULT will result
> +		 * in setting the level to high.
> +		 */
> +		if (type & IRQ_TYPE_LEVEL_HIGH)
> +			val |= bit;
> +		else
> +			val &= ~bit;
> +
> +		pruss_intc_write_reg(intc, reg, val);

RMW  of a shared register without locking?

> +	}
> +
> +	return 0;

What happens when this is passed an edge configuration? It should at
least return an error.

> +}
> +
>  static int pruss_intc_irq_reqres(struct irq_data *data)
>  {
>  	if (!try_module_get(THIS_MODULE))
> @@ -389,6 +415,7 @@ static struct irq_chip pruss_irqchip = {
>  	.irq_ack		= pruss_intc_irq_ack,
>  	.irq_mask		= pruss_intc_irq_mask,
>  	.irq_unmask		= pruss_intc_irq_unmask,
> +	.irq_set_type		= pruss_intc_irq_set_type,
>  	.irq_request_resources	= pruss_intc_irq_reqres,
>  	.irq_release_resources	= pruss_intc_irq_relres,
>  	.irq_get_irqchip_state	= pruss_intc_irq_get_irqchip_state,

Thanks,

         M.
-- 
Jazz is not dead. It just smells funny...

  reply	other threads:[~2021-01-05  8:49 UTC|newest]

Thread overview: 6+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-01-04 18:36 [PATCH] irqchip/irq-pruss-intc: implement set_type() callback David Lechner
2021-01-04 18:36 ` David Lechner
2021-01-05  8:47 ` Marc Zyngier [this message]
2021-01-05  8:47   ` Marc Zyngier
2021-01-05 17:37   ` David Lechner
2021-01-05 17:37     ` David Lechner

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=02075e85faa562e19b3aeccd53635cbc@kernel.org \
    --to=maz@kernel.org \
    --cc=bgolaszewski@baylibre.com \
    --cc=david@lechnology.com \
    --cc=grzegorz.jaszczyk@linaro.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=nsekhar@ti.com \
    --cc=tglx@linutronix.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.