From: Paul Walmsley <pjw@kernel.org>
To: Himanshu Chauhan <hchauhan@ventanamicro.com>
Cc: paul.walmsley@sifive.com, palmer@dabbelt.com,
aou@eecs.berkeley.edu, linux-riscv@lists.infradead.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH v1 2/2] riscv: Introduce support for hardware break/watchpoints
Date: Wed, 26 Nov 2025 17:49:43 -0700 (MST) [thread overview]
Message-ID: <0b77ac0f-a18f-e577-ff92-98ddd1d2bed8@kernel.org> (raw)
In-Reply-To: <20250710125231.653967-3-hchauhan@ventanamicro.com>
On Thu, 10 Jul 2025, Himanshu Chauhan wrote:
> RISC-V hardware breakpoint framework is built on top of perf subsystem
> and uses SBI debug trigger extension to
> install/uninstall/update/enable/disable hardware triggers as specified
> in Sdtrig ISA extension.
>
> Signed-off-by: Himanshu Chauhan <hchauhan@ventanamicro.com>
Talking with Anup, it sounds like you're planning an updated version of
this one, so will hold off on it.
- Paul
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
WARNING: multiple messages have this Message-ID (diff)
From: Paul Walmsley <pjw@kernel.org>
To: Himanshu Chauhan <hchauhan@ventanamicro.com>
Cc: paul.walmsley@sifive.com, palmer@dabbelt.com,
aou@eecs.berkeley.edu, linux-riscv@lists.infradead.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH v1 2/2] riscv: Introduce support for hardware break/watchpoints
Date: Wed, 26 Nov 2025 17:49:43 -0700 (MST) [thread overview]
Message-ID: <0b77ac0f-a18f-e577-ff92-98ddd1d2bed8@kernel.org> (raw)
In-Reply-To: <20250710125231.653967-3-hchauhan@ventanamicro.com>
On Thu, 10 Jul 2025, Himanshu Chauhan wrote:
> RISC-V hardware breakpoint framework is built on top of perf subsystem
> and uses SBI debug trigger extension to
> install/uninstall/update/enable/disable hardware triggers as specified
> in Sdtrig ISA extension.
>
> Signed-off-by: Himanshu Chauhan <hchauhan@ventanamicro.com>
Talking with Anup, it sounds like you're planning an updated version of
this one, so will hold off on it.
- Paul
next prev parent reply other threads:[~2025-11-27 0:50 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-07-10 12:52 [PATCH v1 0/2] riscv: Introduce support for hardware break/watchpoints Himanshu Chauhan
2025-07-10 12:52 ` Himanshu Chauhan
2025-07-10 12:52 ` [PATCH v1 1/2] riscv: Add SBI debug trigger extension and function ids Himanshu Chauhan
2025-07-10 12:52 ` Himanshu Chauhan
2025-11-27 0:47 ` Paul Walmsley
2025-11-27 0:47 ` Paul Walmsley
2025-07-10 12:52 ` [PATCH v1 2/2] riscv: Introduce support for hardware break/watchpoints Himanshu Chauhan
2025-07-10 12:52 ` Himanshu Chauhan
2025-07-11 6:19 ` kernel test robot
2025-07-11 9:39 ` kernel test robot
2025-11-27 0:49 ` Paul Walmsley [this message]
2025-11-27 0:49 ` Paul Walmsley
2025-11-27 10:17 ` Himanshu Chauhan
2025-11-27 10:17 ` Himanshu Chauhan
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=0b77ac0f-a18f-e577-ff92-98ddd1d2bed8@kernel.org \
--to=pjw@kernel.org \
--cc=aou@eecs.berkeley.edu \
--cc=hchauhan@ventanamicro.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=palmer@dabbelt.com \
--cc=paul.walmsley@sifive.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.