All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <10444104.mndukromaz@phil>

diff --git a/a/1.txt b/N1/1.txt
index cf35574..57f95f2 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -2,7 +2,7 @@ Am Freitag, 18. August 2017, 09:50:53 CEST schrieb Romain Perier:
 > This adds and enable the operating points that have been tested and are
 > currently supported by the SoC.
 > 
-> Signed-off-by: Romain Perier <romain.perier-ZGY8ohtN/8qB+jHODAdFcQ@public.gmane.org>
+> Signed-off-by: Romain Perier <romain.perier@collabora.com>
 > ---
 > 
 > Note: RK3288 is using operating-points binding v1, while RK3399 is using
@@ -39,7 +39,7 @@ One more thing down below.
 > +			clock-latency = <40000>;
 >  		};
 >  
->  		cpu_l1: cpu@1 {
+>  		cpu_l1: cpu at 1 {
 > @@ -122,6 +132,7 @@
 >  			compatible = "arm,cortex-a53", "arm,armv8";
 >  			reg = <0x0 0x1>;
@@ -47,7 +47,7 @@ One more thing down below.
 > +			clocks = <&cru ARMCLKL>;
 >  		};
 >  
->  		cpu_l2: cpu@2 {
+>  		cpu_l2: cpu at 2 {
 > @@ -129,6 +140,7 @@
 >  			compatible = "arm,cortex-a53", "arm,armv8";
 >  			reg = <0x0 0x2>;
@@ -55,7 +55,7 @@ One more thing down below.
 > +			clocks = <&cru ARMCLKL>;
 >  		};
 >  
->  		cpu_l3: cpu@3 {
+>  		cpu_l3: cpu at 3 {
 > @@ -136,6 +148,7 @@
 >  			compatible = "arm,cortex-a53", "arm,armv8";
 >  			reg = <0x0 0x3>;
@@ -63,7 +63,7 @@ One more thing down below.
 > +			clocks = <&cru ARMCLKL>;
 >  		};
 >  
->  		cpu_b0: cpu@100 {
+>  		cpu_b0: cpu at 100 {
 > @@ -143,8 +156,18 @@
 >  			compatible = "arm,cortex-a53", "arm,armv8";
 >  			reg = <0x0 0x100>;
@@ -82,7 +82,7 @@ One more thing down below.
 > +			clock-latency = <40000>;
 >  		};
 >  
->  		cpu_b1: cpu@101 {
+>  		cpu_b1: cpu at 101 {
 > @@ -152,6 +175,7 @@
 >  			compatible = "arm,cortex-a53", "arm,armv8";
 >  			reg = <0x0 0x101>;
@@ -90,7 +90,7 @@ One more thing down below.
 > +			clocks = <&cru ARMCLKB>;
 >  		};
 >  
->  		cpu_b2: cpu@102 {
+>  		cpu_b2: cpu at 102 {
 > @@ -159,6 +183,7 @@
 >  			compatible = "arm,cortex-a53", "arm,armv8";
 >  			reg = <0x0 0x102>;
@@ -98,7 +98,7 @@ One more thing down below.
 > +			clocks = <&cru ARMCLKB>;
 >  		};
 >  
->  		cpu_b3: cpu@103 {
+>  		cpu_b3: cpu at 103 {
 > @@ -166,9 +191,11 @@
 >  			compatible = "arm,cortex-a53", "arm,armv8";
 >  			reg = <0x0 0x103>;
@@ -117,7 +117,3 @@ unnecessary empty line
 > 
 
 Heiko
---
-To unsubscribe from this list: send the line "unsubscribe devicetree" in
-the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
-More majordomo info at  http://vger.kernel.org/majordomo-info.html
diff --git a/a/content_digest b/N1/content_digest
index 29542dd..2e94e0c 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,26 +1,15 @@
  "ref\020170818075053.8779-1-romain.perier@collabora.com\0"
- "ref\020170818075053.8779-1-romain.perier-ZGY8ohtN/8qB+jHODAdFcQ@public.gmane.org\0"
- "From\0Heiko Stuebner <heiko-4mtYJXux2i+zQB+pC5nmwQ@public.gmane.org>\0"
- "Subject\0Re: [PATCH] arm64: dts: rockchip: Add basic DVFS support for RK3368\0"
+ "From\0heiko@sntech.de (Heiko Stuebner)\0"
+ "Subject\0[PATCH] arm64: dts: rockchip: Add basic DVFS support for RK3368\0"
  "Date\0Fri, 18 Aug 2017 10:20:51 +0200\0"
- "To\0Romain Perier <romain.perier-ZGY8ohtN/8qB+jHODAdFcQ@public.gmane.org>\0"
- "Cc\0devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org"
-  Rob Herring <robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>
-  Ian Campbell <ijc+devicetree-KcIKpvwj1kUDXYZnReoRVg@public.gmane.org>
-  Pawel Moll <pawel.moll-5wv7dgnIgG8@public.gmane.org>
-  Mark Rutland <mark.rutland-5wv7dgnIgG8@public.gmane.org>
-  Kumar Gala <galak-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>
-  Catalin Marinas <catalin.marinas-5wv7dgnIgG8@public.gmane.org>
-  Will Deacon <will.deacon-5wv7dgnIgG8@public.gmane.org>
-  linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
- " linux-rockchip-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org\0"
+ "To\0linux-arm-kernel@lists.infradead.org\0"
  "\00:1\0"
  "b\0"
  "Am Freitag, 18. August 2017, 09:50:53 CEST schrieb Romain Perier:\n"
  "> This adds and enable the operating points that have been tested and are\n"
  "> currently supported by the SoC.\n"
  "> \n"
- "> Signed-off-by: Romain Perier <romain.perier-ZGY8ohtN/8qB+jHODAdFcQ@public.gmane.org>\n"
+ "> Signed-off-by: Romain Perier <romain.perier@collabora.com>\n"
  "> ---\n"
  "> \n"
  "> Note: RK3288 is using operating-points binding v1, while RK3399 is using\n"
@@ -57,7 +46,7 @@
  "> +\t\t\tclock-latency = <40000>;\n"
  ">  \t\t};\n"
  ">  \n"
- ">  \t\tcpu_l1: cpu@1 {\n"
+ ">  \t\tcpu_l1: cpu at 1 {\n"
  "> @@ -122,6 +132,7 @@\n"
  ">  \t\t\tcompatible = \"arm,cortex-a53\", \"arm,armv8\";\n"
  ">  \t\t\treg = <0x0 0x1>;\n"
@@ -65,7 +54,7 @@
  "> +\t\t\tclocks = <&cru ARMCLKL>;\n"
  ">  \t\t};\n"
  ">  \n"
- ">  \t\tcpu_l2: cpu@2 {\n"
+ ">  \t\tcpu_l2: cpu at 2 {\n"
  "> @@ -129,6 +140,7 @@\n"
  ">  \t\t\tcompatible = \"arm,cortex-a53\", \"arm,armv8\";\n"
  ">  \t\t\treg = <0x0 0x2>;\n"
@@ -73,7 +62,7 @@
  "> +\t\t\tclocks = <&cru ARMCLKL>;\n"
  ">  \t\t};\n"
  ">  \n"
- ">  \t\tcpu_l3: cpu@3 {\n"
+ ">  \t\tcpu_l3: cpu at 3 {\n"
  "> @@ -136,6 +148,7 @@\n"
  ">  \t\t\tcompatible = \"arm,cortex-a53\", \"arm,armv8\";\n"
  ">  \t\t\treg = <0x0 0x3>;\n"
@@ -81,7 +70,7 @@
  "> +\t\t\tclocks = <&cru ARMCLKL>;\n"
  ">  \t\t};\n"
  ">  \n"
- ">  \t\tcpu_b0: cpu@100 {\n"
+ ">  \t\tcpu_b0: cpu at 100 {\n"
  "> @@ -143,8 +156,18 @@\n"
  ">  \t\t\tcompatible = \"arm,cortex-a53\", \"arm,armv8\";\n"
  ">  \t\t\treg = <0x0 0x100>;\n"
@@ -100,7 +89,7 @@
  "> +\t\t\tclock-latency = <40000>;\n"
  ">  \t\t};\n"
  ">  \n"
- ">  \t\tcpu_b1: cpu@101 {\n"
+ ">  \t\tcpu_b1: cpu at 101 {\n"
  "> @@ -152,6 +175,7 @@\n"
  ">  \t\t\tcompatible = \"arm,cortex-a53\", \"arm,armv8\";\n"
  ">  \t\t\treg = <0x0 0x101>;\n"
@@ -108,7 +97,7 @@
  "> +\t\t\tclocks = <&cru ARMCLKB>;\n"
  ">  \t\t};\n"
  ">  \n"
- ">  \t\tcpu_b2: cpu@102 {\n"
+ ">  \t\tcpu_b2: cpu at 102 {\n"
  "> @@ -159,6 +183,7 @@\n"
  ">  \t\t\tcompatible = \"arm,cortex-a53\", \"arm,armv8\";\n"
  ">  \t\t\treg = <0x0 0x102>;\n"
@@ -116,7 +105,7 @@
  "> +\t\t\tclocks = <&cru ARMCLKB>;\n"
  ">  \t\t};\n"
  ">  \n"
- ">  \t\tcpu_b3: cpu@103 {\n"
+ ">  \t\tcpu_b3: cpu at 103 {\n"
  "> @@ -166,9 +191,11 @@\n"
  ">  \t\t\tcompatible = \"arm,cortex-a53\", \"arm,armv8\";\n"
  ">  \t\t\treg = <0x0 0x103>;\n"
@@ -134,10 +123,6 @@
  ">  \t\t#address-cells = <2>;\n"
  "> \n"
  "\n"
- "Heiko\n"
- "--\n"
- "To unsubscribe from this list: send the line \"unsubscribe devicetree\" in\n"
- "the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\n"
- More majordomo info at  http://vger.kernel.org/majordomo-info.html
+ Heiko
 
-af9e1ac6b5e3f273d8e98dea2f239e9fcd23583350ed1e4bc3cfa22917ad6cce
+912e1205444d7e284b440a74081f2ddb9bed4534271ca11ae9722a3a74d01cb4

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.