[U-Boot-Users] Problem booting MPC8568MDS board + improvement suggestion

[U-Boot-Users] Problem booting MPC8568MDS board + improvement suggestion

[David Saada]

Hello,
I've got the MPC8568MDS board. When I try to compile the latest version of
U-boot for this board and burn it onto its flash, the boot process gets
stuck right after the RAM initialization sequence (it prints the DDR+SDRAM
size, but doesn't continue). As far as I was able to see with my ICE, the
DDR wasn't properly initialized after the DDR setup sequence (wasn't able to
track the exact reason). 
The thing is that the original Flash image I've got from Freescale does boot
properly on the same board. Its startup prints indicate that it's based on
version 1.2.0 as well, but there's no way to know which version of the
current tree was taken for this purpose (the date only specifies the
compilation date - not the tree version date). I don't think it has to do
with my compilation environment - I use ELDK 4.0 (used it also with the MPC
8560 & 8360 processors with success). Would appreciate any help, especially
information about the last version that was stable with this board.
This brings me to suggest the following improvement: With every check in to
the U-boot tree (any of them), there should also be a main auto generated
file, that includes the date, tree name and perhaps an auto incremented
build version. This information should be printed at startup along with
major version and compilation date. This should give proper details for the
referenced U-boot version.
Best regards,
David.
-- 
View this message in context: http://www.nabble.com/Problem-booting-MPC8568MDS-board-%2B-improvement-suggestion-tf4103054.html#a11668044
Sent from the Uboot - Users mailing list archive at Nabble.com.

[U-Boot-Users] Problem booting MPC8568MDS board + improvement suggestion

[Jon Loeliger]

On Wed, 2007-07-18 at 07:50, David Saada wrote:

> This brings me to suggest the following improvement: With every check in to
> the U-boot tree (any of them), there should also be a main auto generated
> file, that includes the date, tree name and perhaps an auto incremented
> build version. This information should be printed at startup along with
> major version and compilation date. This should give proper details for the
> referenced U-boot version.
> Best regards,
> David.

Support for this suggestion is, fundamentally, already present
in that the git SHA1 of the commit that is being built can be
added to the banner message.

jdl

[U-Boot-Users] Problem booting MPC8568MDS board + improvementsuggestion

[Wang Haiying-r54964]

On Wed, 2007-07-18 at 07:50, David Saada wrote:

>I've got the MPC8568MDS board. When I try to compile the 
>latest version of
>U-boot for this board and burn it onto its flash, the boot process gets
>stuck right after the RAM initialization sequence (it prints 
>the DDR+SDRAM
>size, but doesn't continue). 

If you use 1.93 or above version of MPC8568MDS, you need to modify some
settings for DDR initialization in spd_sdram.c. In specific, you need to
modify clk_adjust and cpo value, you can take the follow patch as
reference. This patch has not been submitted yet but included in the BSP
already.

---
 cpu/mpc85xx/spd_sdram.c |   12 +++++++-----
 1 files changed, 7 insertions(+), 5 deletions(-)

diff --git a/cpu/mpc85xx/spd_sdram.c b/cpu/mpc85xx/spd_sdram.c
index 3777f49..ba255f8 100644
--- a/cpu/mpc85xx/spd_sdram.c
+++ b/cpu/mpc85xx/spd_sdram.c
@@ -645,13 +645,10 @@ spd_sdram(void)
 	 */
 	cpo = 0;
 	if (spd.mem_type == SPD_MEMTYPE_DDR2) {
-		if (effective_data_rate == 266 || effective_data_rate ==
333) {
+		if (effective_data_rate <= 333) {
 			cpo = 0x7;		/* READ_LAT + 5/4 */
-		} else if (effective_data_rate == 400) {
-			cpo = 0x9;		/* READ_LAT + 7/4 */
 		} else {
-			/* Pure speculation */
-			cpo = 0xb;
+			cpo = 0x9;		/* READ_LAT + 7/4 */
 		}
 	}
 
@@ -858,7 +855,12 @@ spd_sdram(void)
 	if (spd.mem_type == SPD_MEMTYPE_DDR)
 		clk_adjust = 0x6;
 	else
+#ifdef CONFIG_MPC8568
+		/* Empirally setting clk_adjust */
+		clk_adjust = 0x6;
+#else
 		clk_adjust = 0x7;
+#endif
 
 	ddr->sdram_clk_cntl = (0
 			       | 0x80000000
--