From: Gregory Bean <gbean@codeaurora.org>
To: dwalker@codeaurora.org
Cc: linux-arm-msm@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, Gregory Bean <gbean@codeaurora.org>
Subject: [PATCH] msm: gpio: Add set_wake support to msm7200a-gpio's irq_chip.
Date: Fri, 2 Jul 2010 14:30:32 -0700 [thread overview]
Message-ID: <1278106232-9757-1-git-send-email-gbean@codeaurora.org> (raw)
Add power-management and irq_chip hooks to allow configuration
of msm-gpio irq lines as wakeup sources.
Signed-off-by: Gregory Bean <gbean@codeaurora.org>
---
arch/arm/mach-msm/msm7200a-gpio.c | 64 +++++++++++++++++++++++++++++++++++-
1 files changed, 62 insertions(+), 2 deletions(-)
diff --git a/arch/arm/mach-msm/msm7200a-gpio.c b/arch/arm/mach-msm/msm7200a-gpio.c
index 1f9d53c..978ea22 100644
--- a/arch/arm/mach-msm/msm7200a-gpio.c
+++ b/arch/arm/mach-msm/msm7200a-gpio.c
@@ -30,6 +30,12 @@
#include <linux/slab.h>
#include "msm7200a-gpio.h"
+enum {
+ IRQ_MASK_NORMAL = 0,
+ IRQ_MASK_WAKE_ON,
+ IRQ_MASK_MAX
+};
+
struct msm_gpio_dev {
struct gpio_chip gpio_chip;
spinlock_t lock;
@@ -37,6 +43,8 @@ struct msm_gpio_dev {
unsigned irq_summary;
bool latch_level_irqs;
struct msm7200a_gpio_regs regs;
+ u32 irq_masks[IRQ_MASK_MAX];
+ int nsuspend;
};
static inline struct msm_gpio_dev *to_msm_gpio_dev(struct gpio_chip *chip)
@@ -140,7 +148,8 @@ static void msm_gpio_irq_mask(unsigned int irq)
spin_lock_irqsave(&msm_gpio->lock, irq_flags);
forget_level_irq(msm_gpio, offset);
- clr_gpio_bit(offset, msm_gpio->regs.int_en);
+ msm_gpio->irq_masks[IRQ_MASK_NORMAL] &= ~BIT(offset);
+ writel(msm_gpio->irq_masks[IRQ_MASK_NORMAL], msm_gpio->regs.int_en);
spin_unlock_irqrestore(&msm_gpio->lock, irq_flags);
}
@@ -152,7 +161,8 @@ static void msm_gpio_irq_unmask(unsigned int irq)
spin_lock_irqsave(&msm_gpio->lock, irq_flags);
forget_level_irq(msm_gpio, offset);
- set_gpio_bit(offset, msm_gpio->regs.int_en);
+ msm_gpio->irq_masks[IRQ_MASK_NORMAL] |= BIT(offset);
+ writel(msm_gpio->irq_masks[IRQ_MASK_NORMAL], msm_gpio->regs.int_en);
spin_unlock_irqrestore(&msm_gpio->lock, irq_flags);
}
@@ -194,6 +204,22 @@ static void msm_gpio_irq_mask_ack(unsigned int irq)
msm_gpio_irq_mask(irq);
}
+static int msm_gpio_irq_set_wake(unsigned int irq, unsigned int on)
+{
+ struct msm_gpio_dev *msm_gpio = get_irq_chip_data(irq);
+ unsigned offset = irq - msm_gpio->irq_base;
+ unsigned long irq_flags;
+
+ spin_lock_irqsave(&msm_gpio->lock, irq_flags);
+ if (on)
+ msm_gpio->irq_masks[IRQ_MASK_WAKE_ON] |= BIT(offset);
+ else
+ msm_gpio->irq_masks[IRQ_MASK_WAKE_ON] &= ~BIT(offset);
+ spin_unlock_irqrestore(&msm_gpio->lock, irq_flags);
+
+ return set_irq_wake(msm_gpio->irq_summary, on);
+}
+
static irqreturn_t msm_gpio_irq_handler(int irq, void *dev)
{
struct msm_gpio_dev *msm_gpio = dev;
@@ -232,6 +258,7 @@ static struct irq_chip msm_gpio_irq_chip = {
.mask_ack = msm_gpio_irq_mask_ack,
.unmask = msm_gpio_irq_unmask,
.set_type = msm_gpio_irq_set_type,
+ .set_wake = msm_gpio_irq_set_wake,
};
static int __devinit msm_gpio_probe(struct platform_device *dev)
@@ -325,9 +352,42 @@ static int __devexit msm_gpio_remove(struct platform_device *dev)
return 0;
}
+static int msm_gpio_suspend(struct platform_device *dev, pm_message_t state)
+{
+ struct msm_gpio_dev *msm_gpio = platform_get_drvdata(dev);
+ unsigned long irq_flags;
+ unsigned long irq_mask;
+
+ spin_lock_irqsave(&msm_gpio->lock, irq_flags);
+ if ((msm_gpio->nsuspend)++ == 0) {
+ irq_mask = msm_gpio->irq_masks[IRQ_MASK_NORMAL] &
+ msm_gpio->irq_masks[IRQ_MASK_WAKE_ON];
+ writel(irq_mask, msm_gpio->regs.int_en);
+ }
+ spin_unlock_irqrestore(&msm_gpio->lock, irq_flags);
+
+ return 0;
+}
+
+static int msm_gpio_resume(struct platform_device *dev)
+{
+ struct msm_gpio_dev *msm_gpio = platform_get_drvdata(dev);
+ unsigned long irq_flags;
+
+ spin_lock_irqsave(&msm_gpio->lock, irq_flags);
+ if (--(msm_gpio->nsuspend) == 0)
+ writel(msm_gpio->irq_masks[IRQ_MASK_NORMAL],
+ msm_gpio->regs.int_en);
+ spin_unlock_irqrestore(&msm_gpio->lock, irq_flags);
+
+ return 0;
+}
+
static struct platform_driver msm_gpio_driver = {
.probe = msm_gpio_probe,
.remove = __devexit_p(msm_gpio_remove),
+ .suspend = msm_gpio_suspend,
+ .resume = msm_gpio_resume,
.driver = {
.name = "msm7200a-gpio",
.owner = THIS_MODULE,
--
1.7.0.4
--
Employee of Qualcomm Innovation Center, Inc.
Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum.
WARNING: multiple messages have this Message-ID (diff)
From: gbean@codeaurora.org (Gregory Bean)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH] msm: gpio: Add set_wake support to msm7200a-gpio's irq_chip.
Date: Fri, 2 Jul 2010 14:30:32 -0700 [thread overview]
Message-ID: <1278106232-9757-1-git-send-email-gbean@codeaurora.org> (raw)
Add power-management and irq_chip hooks to allow configuration
of msm-gpio irq lines as wakeup sources.
Signed-off-by: Gregory Bean <gbean@codeaurora.org>
---
arch/arm/mach-msm/msm7200a-gpio.c | 64 +++++++++++++++++++++++++++++++++++-
1 files changed, 62 insertions(+), 2 deletions(-)
diff --git a/arch/arm/mach-msm/msm7200a-gpio.c b/arch/arm/mach-msm/msm7200a-gpio.c
index 1f9d53c..978ea22 100644
--- a/arch/arm/mach-msm/msm7200a-gpio.c
+++ b/arch/arm/mach-msm/msm7200a-gpio.c
@@ -30,6 +30,12 @@
#include <linux/slab.h>
#include "msm7200a-gpio.h"
+enum {
+ IRQ_MASK_NORMAL = 0,
+ IRQ_MASK_WAKE_ON,
+ IRQ_MASK_MAX
+};
+
struct msm_gpio_dev {
struct gpio_chip gpio_chip;
spinlock_t lock;
@@ -37,6 +43,8 @@ struct msm_gpio_dev {
unsigned irq_summary;
bool latch_level_irqs;
struct msm7200a_gpio_regs regs;
+ u32 irq_masks[IRQ_MASK_MAX];
+ int nsuspend;
};
static inline struct msm_gpio_dev *to_msm_gpio_dev(struct gpio_chip *chip)
@@ -140,7 +148,8 @@ static void msm_gpio_irq_mask(unsigned int irq)
spin_lock_irqsave(&msm_gpio->lock, irq_flags);
forget_level_irq(msm_gpio, offset);
- clr_gpio_bit(offset, msm_gpio->regs.int_en);
+ msm_gpio->irq_masks[IRQ_MASK_NORMAL] &= ~BIT(offset);
+ writel(msm_gpio->irq_masks[IRQ_MASK_NORMAL], msm_gpio->regs.int_en);
spin_unlock_irqrestore(&msm_gpio->lock, irq_flags);
}
@@ -152,7 +161,8 @@ static void msm_gpio_irq_unmask(unsigned int irq)
spin_lock_irqsave(&msm_gpio->lock, irq_flags);
forget_level_irq(msm_gpio, offset);
- set_gpio_bit(offset, msm_gpio->regs.int_en);
+ msm_gpio->irq_masks[IRQ_MASK_NORMAL] |= BIT(offset);
+ writel(msm_gpio->irq_masks[IRQ_MASK_NORMAL], msm_gpio->regs.int_en);
spin_unlock_irqrestore(&msm_gpio->lock, irq_flags);
}
@@ -194,6 +204,22 @@ static void msm_gpio_irq_mask_ack(unsigned int irq)
msm_gpio_irq_mask(irq);
}
+static int msm_gpio_irq_set_wake(unsigned int irq, unsigned int on)
+{
+ struct msm_gpio_dev *msm_gpio = get_irq_chip_data(irq);
+ unsigned offset = irq - msm_gpio->irq_base;
+ unsigned long irq_flags;
+
+ spin_lock_irqsave(&msm_gpio->lock, irq_flags);
+ if (on)
+ msm_gpio->irq_masks[IRQ_MASK_WAKE_ON] |= BIT(offset);
+ else
+ msm_gpio->irq_masks[IRQ_MASK_WAKE_ON] &= ~BIT(offset);
+ spin_unlock_irqrestore(&msm_gpio->lock, irq_flags);
+
+ return set_irq_wake(msm_gpio->irq_summary, on);
+}
+
static irqreturn_t msm_gpio_irq_handler(int irq, void *dev)
{
struct msm_gpio_dev *msm_gpio = dev;
@@ -232,6 +258,7 @@ static struct irq_chip msm_gpio_irq_chip = {
.mask_ack = msm_gpio_irq_mask_ack,
.unmask = msm_gpio_irq_unmask,
.set_type = msm_gpio_irq_set_type,
+ .set_wake = msm_gpio_irq_set_wake,
};
static int __devinit msm_gpio_probe(struct platform_device *dev)
@@ -325,9 +352,42 @@ static int __devexit msm_gpio_remove(struct platform_device *dev)
return 0;
}
+static int msm_gpio_suspend(struct platform_device *dev, pm_message_t state)
+{
+ struct msm_gpio_dev *msm_gpio = platform_get_drvdata(dev);
+ unsigned long irq_flags;
+ unsigned long irq_mask;
+
+ spin_lock_irqsave(&msm_gpio->lock, irq_flags);
+ if ((msm_gpio->nsuspend)++ == 0) {
+ irq_mask = msm_gpio->irq_masks[IRQ_MASK_NORMAL] &
+ msm_gpio->irq_masks[IRQ_MASK_WAKE_ON];
+ writel(irq_mask, msm_gpio->regs.int_en);
+ }
+ spin_unlock_irqrestore(&msm_gpio->lock, irq_flags);
+
+ return 0;
+}
+
+static int msm_gpio_resume(struct platform_device *dev)
+{
+ struct msm_gpio_dev *msm_gpio = platform_get_drvdata(dev);
+ unsigned long irq_flags;
+
+ spin_lock_irqsave(&msm_gpio->lock, irq_flags);
+ if (--(msm_gpio->nsuspend) == 0)
+ writel(msm_gpio->irq_masks[IRQ_MASK_NORMAL],
+ msm_gpio->regs.int_en);
+ spin_unlock_irqrestore(&msm_gpio->lock, irq_flags);
+
+ return 0;
+}
+
static struct platform_driver msm_gpio_driver = {
.probe = msm_gpio_probe,
.remove = __devexit_p(msm_gpio_remove),
+ .suspend = msm_gpio_suspend,
+ .resume = msm_gpio_resume,
.driver = {
.name = "msm7200a-gpio",
.owner = THIS_MODULE,
--
1.7.0.4
--
Employee of Qualcomm Innovation Center, Inc.
Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum.
next reply other threads:[~2010-07-02 21:30 UTC|newest]
Thread overview: 2+ messages / expand[flat|nested] mbox.gz Atom feed top
2010-07-02 21:30 Gregory Bean [this message]
2010-07-02 21:30 ` [PATCH] msm: gpio: Add set_wake support to msm7200a-gpio's irq_chip Gregory Bean
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1278106232-9757-1-git-send-email-gbean@codeaurora.org \
--to=gbean@codeaurora.org \
--cc=dwalker@codeaurora.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.