All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <1366761649.5825.20@snotra>

diff --git a/a/1.txt b/N1/1.txt
index 07e33de..4be7f1b 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -1,30 +1,30 @@
 On 04/19/2013 05:47:46 AM, Zhao Chenhui wrote:
 > From: Chen-Hui Zhao <chenhui.zhao@freescale.com>
->=20
+> 
 > The L1 Data Cache of e6500 contains no modified data, no flush
 > is required.
->=20
+> 
 > Signed-off-by: Zhao Chenhui <chenhui.zhao@freescale.com>
 > Signed-off-by: Li Yang <leoli@freescale.com>
 > Signed-off-by: Andy Fleming <afleming@freescale.com>
 > ---
 >  arch/powerpc/kernel/fsl_booke_cache.S |   11 ++++++++++-
 >  1 files changed, 10 insertions(+), 1 deletions(-)
->=20
-> diff --git a/arch/powerpc/kernel/fsl_booke_cache.S =20
+> 
+> diff --git a/arch/powerpc/kernel/fsl_booke_cache.S  
 > b/arch/powerpc/kernel/fsl_booke_cache.S
 > index 232c47b..24a52bb 100644
 > --- a/arch/powerpc/kernel/fsl_booke_cache.S
 > +++ b/arch/powerpc/kernel/fsl_booke_cache.S
 > @@ -65,13 +65,22 @@ _GLOBAL(flush_dcache_L1)
->=20
+> 
 >  	blr
->=20
+> 
 > +#define PVR_E6500	0x8040
 > +
 >  /* Flush L1 d-cache, invalidate and disable d-cache and i-cache */
 >  _GLOBAL(__flush_disable_L1)
-> +/* L1 Data Cache of e6500 contains no modified data, no flush is =20
+> +/* L1 Data Cache of e6500 contains no modified data, no flush is  
 > required */
 > +	mfspr	r3, SPRN_PVR
 > +	rlwinm	r4, r3, 16, 0xffff
@@ -35,14 +35,14 @@ On 04/19/2013 05:47:46 AM, Zhao Chenhui wrote:
 >  	mflr	r10
 >  	bl	flush_dcache_L1	/* Flush L1 d-cache */
 >  	mtlr	r10
->=20
+> 
 > -	msync
 > +2:	msync
 >  	mfspr	r4, SPRN_L1CSR0	/* Invalidate and disable d-cache */
 >  	li	r5, 2
 >  	rlwimi	r4, r5, 0, 3
 
-Note that disabling the cache is a core operation, rather than a thread =20
+Note that disabling the cache is a core operation, rather than a thread  
 operation.  Is this only called when the second thread is disabled?
 
--Scott=
+-Scott
diff --git a/a/content_digest b/N1/content_digest
index 5442a27..4028e18 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -4,37 +4,37 @@
  "Subject\0Re: [PATCH v2 13/15] powerpc/85xx: add support for e6500 L1 cache operation\0"
  "Date\0Tue, 23 Apr 2013 19:00:49 -0500\0"
  "To\0Zhao Chenhui <chenhui.zhao@freescale.com>\0"
- "Cc\0linuxppc-dev@lists.ozlabs.org"
- " linux-kernel@vger.kernel.org\0"
+ "Cc\0<linuxppc-dev@lists.ozlabs.org>"
+ " <linux-kernel@vger.kernel.org>\0"
  "\00:1\0"
  "b\0"
  "On 04/19/2013 05:47:46 AM, Zhao Chenhui wrote:\n"
  "> From: Chen-Hui Zhao <chenhui.zhao@freescale.com>\n"
- ">=20\n"
+ "> \n"
  "> The L1 Data Cache of e6500 contains no modified data, no flush\n"
  "> is required.\n"
- ">=20\n"
+ "> \n"
  "> Signed-off-by: Zhao Chenhui <chenhui.zhao@freescale.com>\n"
  "> Signed-off-by: Li Yang <leoli@freescale.com>\n"
  "> Signed-off-by: Andy Fleming <afleming@freescale.com>\n"
  "> ---\n"
  ">  arch/powerpc/kernel/fsl_booke_cache.S |   11 ++++++++++-\n"
  ">  1 files changed, 10 insertions(+), 1 deletions(-)\n"
- ">=20\n"
- "> diff --git a/arch/powerpc/kernel/fsl_booke_cache.S =20\n"
+ "> \n"
+ "> diff --git a/arch/powerpc/kernel/fsl_booke_cache.S  \n"
  "> b/arch/powerpc/kernel/fsl_booke_cache.S\n"
  "> index 232c47b..24a52bb 100644\n"
  "> --- a/arch/powerpc/kernel/fsl_booke_cache.S\n"
  "> +++ b/arch/powerpc/kernel/fsl_booke_cache.S\n"
  "> @@ -65,13 +65,22 @@ _GLOBAL(flush_dcache_L1)\n"
- ">=20\n"
+ "> \n"
  ">  \tblr\n"
- ">=20\n"
+ "> \n"
  "> +#define PVR_E6500\t0x8040\n"
  "> +\n"
  ">  /* Flush L1 d-cache, invalidate and disable d-cache and i-cache */\n"
  ">  _GLOBAL(__flush_disable_L1)\n"
- "> +/* L1 Data Cache of e6500 contains no modified data, no flush is =20\n"
+ "> +/* L1 Data Cache of e6500 contains no modified data, no flush is  \n"
  "> required */\n"
  "> +\tmfspr\tr3, SPRN_PVR\n"
  "> +\trlwinm\tr4, r3, 16, 0xffff\n"
@@ -45,16 +45,16 @@
  ">  \tmflr\tr10\n"
  ">  \tbl\tflush_dcache_L1\t/* Flush L1 d-cache */\n"
  ">  \tmtlr\tr10\n"
- ">=20\n"
+ "> \n"
  "> -\tmsync\n"
  "> +2:\tmsync\n"
  ">  \tmfspr\tr4, SPRN_L1CSR0\t/* Invalidate and disable d-cache */\n"
  ">  \tli\tr5, 2\n"
  ">  \trlwimi\tr4, r5, 0, 3\n"
  "\n"
- "Note that disabling the cache is a core operation, rather than a thread =20\n"
+ "Note that disabling the cache is a core operation, rather than a thread  \n"
  "operation.  Is this only called when the second thread is disabled?\n"
  "\n"
- -Scott=
+ -Scott
 
-6af261b1831ccdef20674b4da76444b9a348f028574b5070604aba64bcd8eb8a
+6c3ddb05aef61780814f5b08d8826c262e02dd9b2821b330568d21c0cd7541f3

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.