From: Paulo Zanoni <przanoni@gmail.com>
To: intel-gfx@lists.freedesktop.org
Cc: Paulo Zanoni <paulo.r.zanoni@intel.com>
Subject: [PATCH 0/6] Enable PC8+ states
Date: Wed, 5 Jun 2013 14:21:50 -0300 [thread overview]
Message-ID: <1370452916-3406-1-git-send-email-przanoni@gmail.com> (raw)
From: Paulo Zanoni <paulo.r.zanoni@intel.com>
Hi
So this series is a second version of the patch I sent on April 16th. Daniel
asked to write some patches to properly initialize the interrupts we're touching
on the PC8+ patches, so the first 5 patches should do this.
The 6th patch is the big one enabling PC8+ and even though I still didn't
address all of Daniel's concerns from his first review, the patch already works:
we get into PC10 and when we get back to PC7 things are still working.
Cheers,
Paulo
Paulo Zanoni (6):
drm/i915: add ibx_irq_preinstall
drm/i915: initialize Haswell audio interrupts
drm/i915: initialize FDI RX interrupts
drm/i915: initialize the Haswell SRD interrupts
drm/i915: initialize the PCH GTC interrupts
drm/i915: implement HSW display sequences for package C8+
drivers/gpu/drm/i915/i915_dma.c | 4 +
drivers/gpu/drm/i915/i915_drv.h | 28 +++
drivers/gpu/drm/i915/i915_irq.c | 111 +++++++--
drivers/gpu/drm/i915/i915_reg.h | 27 +++
drivers/gpu/drm/i915/intel_crt.c | 26 ++-
drivers/gpu/drm/i915/intel_display.c | 430 ++++++++++++++++++++++++++++++++++-
drivers/gpu/drm/i915/intel_dp.c | 11 +-
drivers/gpu/drm/i915/intel_drv.h | 3 +
drivers/gpu/drm/i915/intel_hdmi.c | 3 +
9 files changed, 609 insertions(+), 34 deletions(-)
--
1.8.1.2
next reply other threads:[~2013-06-05 17:22 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2013-06-05 17:21 Paulo Zanoni [this message]
2013-06-05 17:21 ` [PATCH 1/6] drm/i915: add ibx_irq_preinstall Paulo Zanoni
2013-06-06 11:41 ` Daniel Vetter
2013-06-05 17:21 ` [PATCH 2/6] drm/i915: initialize Haswell audio interrupts Paulo Zanoni
2013-06-05 17:21 ` [PATCH 3/6] drm/i915: initialize FDI RX interrupts Paulo Zanoni
2013-06-05 17:21 ` [PATCH 4/6] drm/i915: initialize the Haswell SRD interrupts Paulo Zanoni
2013-06-05 17:21 ` [PATCH 5/6] drm/i915: initialize the PCH GTC interrupts Paulo Zanoni
2013-06-05 17:21 ` [PATCH 6/6] drm/i915: implement HSW display sequences for package C8+ Paulo Zanoni
2013-06-06 6:49 ` Chris Wilson
2013-06-06 7:40 ` Daniel Vetter
2013-06-12 16:27 ` [PATCH 0/6] Enable PC8+ states Daniel Vetter
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1370452916-3406-1-git-send-email-przanoni@gmail.com \
--to=przanoni@gmail.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=paulo.r.zanoni@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.