From: Thierry Reding <thierry.reding-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
To: Stephen Warren <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>
Cc: linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
Subject: [PATCH v3 2/5] ARM: tegra: Add legacy interrupt controller nodes
Date: Tue, 26 Aug 2014 08:41:01 +0200 [thread overview]
Message-ID: <1409035264-16999-2-git-send-email-thierry.reding@gmail.com> (raw)
In-Reply-To: <1409035264-16999-1-git-send-email-thierry.reding-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
From: Thierry Reding <treding-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
Add device tree nodes for the legacy interrupt controller so that the
driver can get the register ranges from device tree rather than hard-
coding them.
Signed-off-by: Thierry Reding <treding-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
---
Changes in v3:
- bracket individual tuples in the "reg" property
Changes in v2:
- add chip-specific compatible string
- drop quinary controller on Tegra20
arch/arm/boot/dts/tegra114.dtsi | 9 +++++++++
arch/arm/boot/dts/tegra124.dtsi | 9 +++++++++
arch/arm/boot/dts/tegra20.dtsi | 8 ++++++++
arch/arm/boot/dts/tegra30.dtsi | 9 +++++++++
4 files changed, 35 insertions(+)
diff --git a/arch/arm/boot/dts/tegra114.dtsi b/arch/arm/boot/dts/tegra114.dtsi
index a147fa2bfdd2..9bfab8bb765a 100644
--- a/arch/arm/boot/dts/tegra114.dtsi
+++ b/arch/arm/boot/dts/tegra114.dtsi
@@ -141,6 +141,15 @@
(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
};
+ interrupt-controller@60004000 {
+ compatible = "nvidia,tegra114-ictlr", "nvidia,tegra30-ictlr";
+ reg = <0x60004000 0x40>, /* primary controller */
+ <0x60004100 0x40>, /* secondary controller */
+ <0x60004200 0x40>, /* tertiary controller */
+ <0x60004300 0x40>, /* quaternary controller */
+ <0x60004400 0x40>; /* quinary controller */
+ };
+
timer@60005000 {
compatible = "nvidia,tegra114-timer", "nvidia,tegra20-timer";
reg = <0x60005000 0x400>;
diff --git a/arch/arm/boot/dts/tegra124.dtsi b/arch/arm/boot/dts/tegra124.dtsi
index e8432da81985..d4f284b30195 100644
--- a/arch/arm/boot/dts/tegra124.dtsi
+++ b/arch/arm/boot/dts/tegra124.dtsi
@@ -190,6 +190,15 @@
status = "disabled";
};
+ interrupt-controller@0,60004000 {
+ compatible = "nvidia,tegra124-ictlr", "nvidia,tegra30-ictlr";
+ reg = <0x0 0x60004000 0x0 0x40>, /* primary controller */
+ <0x0 0x60004100 0x0 0x40>, /* secondary controller */
+ <0x0 0x60004200 0x0 0x40>, /* tertiary controller */
+ <0x0 0x60004300 0x0 0x40>, /* quaternary controller */
+ <0x0 0x60004400 0x0 0x40>; /* quinary controller */
+ };
+
timer@0,60005000 {
compatible = "nvidia,tegra124-timer", "nvidia,tegra20-timer";
reg = <0x0 0x60005000 0x0 0x400>;
diff --git a/arch/arm/boot/dts/tegra20.dtsi b/arch/arm/boot/dts/tegra20.dtsi
index c6a2d078bdf4..fe2f57d19438 100644
--- a/arch/arm/boot/dts/tegra20.dtsi
+++ b/arch/arm/boot/dts/tegra20.dtsi
@@ -183,6 +183,14 @@
cache-level = <2>;
};
+ interrupt-controller@60004000 {
+ compatible = "nvidia,tegra20-ictlr";
+ reg = <0x60004000 0x40>, /* primary controller */
+ <0x60004100 0x40>, /* secondary controller */
+ <0x60004200 0x40>, /* tertiary controller */
+ <0x60004300 0x40>; /* quaternary controller */
+ };
+
timer@60005000 {
compatible = "nvidia,tegra20-timer";
reg = <0x60005000 0x60>;
diff --git a/arch/arm/boot/dts/tegra30.dtsi b/arch/arm/boot/dts/tegra30.dtsi
index f4693c9c070e..e5da2d252220 100644
--- a/arch/arm/boot/dts/tegra30.dtsi
+++ b/arch/arm/boot/dts/tegra30.dtsi
@@ -262,6 +262,15 @@
cache-level = <2>;
};
+ interrupt-controller@60004000 {
+ compatible = "nvidia,tegra30-ictlr";
+ reg = <0x60004000 0x40>, /* primary controller */
+ <0x60004100 0x40>, /* secondary controller */
+ <0x60004200 0x40>, /* tertiary controller */
+ <0x60004300 0x40>, /* quaternary controller */
+ <0x60004400 0x40>; /* quinary controller */
+ };
+
timer@60005000 {
compatible = "nvidia,tegra30-timer", "nvidia,tegra20-timer";
reg = <0x60005000 0x400>;
--
2.0.4
WARNING: multiple messages have this Message-ID (diff)
From: thierry.reding@gmail.com (Thierry Reding)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v3 2/5] ARM: tegra: Add legacy interrupt controller nodes
Date: Tue, 26 Aug 2014 08:41:01 +0200 [thread overview]
Message-ID: <1409035264-16999-2-git-send-email-thierry.reding@gmail.com> (raw)
In-Reply-To: <1409035264-16999-1-git-send-email-thierry.reding@gmail.com>
From: Thierry Reding <treding@nvidia.com>
Add device tree nodes for the legacy interrupt controller so that the
driver can get the register ranges from device tree rather than hard-
coding them.
Signed-off-by: Thierry Reding <treding@nvidia.com>
---
Changes in v3:
- bracket individual tuples in the "reg" property
Changes in v2:
- add chip-specific compatible string
- drop quinary controller on Tegra20
arch/arm/boot/dts/tegra114.dtsi | 9 +++++++++
arch/arm/boot/dts/tegra124.dtsi | 9 +++++++++
arch/arm/boot/dts/tegra20.dtsi | 8 ++++++++
arch/arm/boot/dts/tegra30.dtsi | 9 +++++++++
4 files changed, 35 insertions(+)
diff --git a/arch/arm/boot/dts/tegra114.dtsi b/arch/arm/boot/dts/tegra114.dtsi
index a147fa2bfdd2..9bfab8bb765a 100644
--- a/arch/arm/boot/dts/tegra114.dtsi
+++ b/arch/arm/boot/dts/tegra114.dtsi
@@ -141,6 +141,15 @@
(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
};
+ interrupt-controller at 60004000 {
+ compatible = "nvidia,tegra114-ictlr", "nvidia,tegra30-ictlr";
+ reg = <0x60004000 0x40>, /* primary controller */
+ <0x60004100 0x40>, /* secondary controller */
+ <0x60004200 0x40>, /* tertiary controller */
+ <0x60004300 0x40>, /* quaternary controller */
+ <0x60004400 0x40>; /* quinary controller */
+ };
+
timer at 60005000 {
compatible = "nvidia,tegra114-timer", "nvidia,tegra20-timer";
reg = <0x60005000 0x400>;
diff --git a/arch/arm/boot/dts/tegra124.dtsi b/arch/arm/boot/dts/tegra124.dtsi
index e8432da81985..d4f284b30195 100644
--- a/arch/arm/boot/dts/tegra124.dtsi
+++ b/arch/arm/boot/dts/tegra124.dtsi
@@ -190,6 +190,15 @@
status = "disabled";
};
+ interrupt-controller at 0,60004000 {
+ compatible = "nvidia,tegra124-ictlr", "nvidia,tegra30-ictlr";
+ reg = <0x0 0x60004000 0x0 0x40>, /* primary controller */
+ <0x0 0x60004100 0x0 0x40>, /* secondary controller */
+ <0x0 0x60004200 0x0 0x40>, /* tertiary controller */
+ <0x0 0x60004300 0x0 0x40>, /* quaternary controller */
+ <0x0 0x60004400 0x0 0x40>; /* quinary controller */
+ };
+
timer at 0,60005000 {
compatible = "nvidia,tegra124-timer", "nvidia,tegra20-timer";
reg = <0x0 0x60005000 0x0 0x400>;
diff --git a/arch/arm/boot/dts/tegra20.dtsi b/arch/arm/boot/dts/tegra20.dtsi
index c6a2d078bdf4..fe2f57d19438 100644
--- a/arch/arm/boot/dts/tegra20.dtsi
+++ b/arch/arm/boot/dts/tegra20.dtsi
@@ -183,6 +183,14 @@
cache-level = <2>;
};
+ interrupt-controller at 60004000 {
+ compatible = "nvidia,tegra20-ictlr";
+ reg = <0x60004000 0x40>, /* primary controller */
+ <0x60004100 0x40>, /* secondary controller */
+ <0x60004200 0x40>, /* tertiary controller */
+ <0x60004300 0x40>; /* quaternary controller */
+ };
+
timer at 60005000 {
compatible = "nvidia,tegra20-timer";
reg = <0x60005000 0x60>;
diff --git a/arch/arm/boot/dts/tegra30.dtsi b/arch/arm/boot/dts/tegra30.dtsi
index f4693c9c070e..e5da2d252220 100644
--- a/arch/arm/boot/dts/tegra30.dtsi
+++ b/arch/arm/boot/dts/tegra30.dtsi
@@ -262,6 +262,15 @@
cache-level = <2>;
};
+ interrupt-controller at 60004000 {
+ compatible = "nvidia,tegra30-ictlr";
+ reg = <0x60004000 0x40>, /* primary controller */
+ <0x60004100 0x40>, /* secondary controller */
+ <0x60004200 0x40>, /* tertiary controller */
+ <0x60004300 0x40>, /* quaternary controller */
+ <0x60004400 0x40>; /* quinary controller */
+ };
+
timer at 60005000 {
compatible = "nvidia,tegra30-timer", "nvidia,tegra20-timer";
reg = <0x60005000 0x400>;
--
2.0.4
next prev parent reply other threads:[~2014-08-26 6:41 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-08-26 6:41 [PATCH v3 1/5] of: Add NVIDIA Tegra Legacy Interrupt Controller binding Thierry Reding
2014-08-26 6:41 ` Thierry Reding
[not found] ` <1409035264-16999-1-git-send-email-thierry.reding-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
2014-08-26 6:41 ` Thierry Reding [this message]
2014-08-26 6:41 ` [PATCH v3 2/5] ARM: tegra: Add legacy interrupt controller nodes Thierry Reding
2014-08-26 6:41 ` [PATCH v3 3/5] ARM: tegra: Initialize interrupt controller from DT Thierry Reding
2014-08-26 6:41 ` Thierry Reding
2014-08-26 6:41 ` [PATCH v3 4/5] ARM: tegra: Remove unused GIC initialization Thierry Reding
2014-08-26 6:41 ` Thierry Reding
2014-08-26 6:41 ` [PATCH v3 5/5] ARM: tegra: Remove unused defines Thierry Reding
2014-08-26 6:41 ` Thierry Reding
2014-08-26 17:59 ` [PATCH v3 1/5] of: Add NVIDIA Tegra Legacy Interrupt Controller binding Stephen Warren
2014-08-26 17:59 ` Stephen Warren
[not found] ` <53FCCAF1.9050504-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>
2014-08-27 5:58 ` Thierry Reding
2014-08-27 5:58 ` Thierry Reding
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1409035264-16999-2-git-send-email-thierry.reding@gmail.com \
--to=thierry.reding-re5jqeeqqe8avxtiumwx3w@public.gmane.org \
--cc=linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org \
--cc=linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.