From: Ley Foon Tan <ley.foon.tan@intel.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH v7 0/6] Add Intel Arria 10 SoC FPGA driver
Date: Thu, 01 Jun 2017 11:23:57 +0800 [thread overview]
Message-ID: <1496287437.53270.0.camel@intel.com> (raw)
In-Reply-To: <0c3137ae-2cc0-5db7-1613-b6ccedc472f0@kernel.org>
On Tue, 2017-05-30 at 08:48 -0500, Dinh Nguyen wrote:
>
> On 05/28/2017 11:00 PM, tien.fong.chee at intel.com wrote:
> >
> > From: Tien Fong Chee <tien.fong.chee@intel.com>
> >
> > This is the 6th version of patchset to adds support for Intel Arria
> > 10 SoC FPGA
> > driver. This version mainly resolved comments from Dinh in [v6].
> > This series is working on top of u-boot.git - http://git.denx.de/u-
> > boot.git.
> >
> > [v5]: https://www.mail-archive.com/u-boot at lists.denx.de/msg250687.h
> > tml
> >
> > v6 -> v7 changes:
> > -----------------
> > - Changed commit header of patch 4/6 to more generic.
> >
> > Patchset history
> > ----------------
> > [v1]: https://www.mail-archive.com/u-boot at lists.denx.de/msg247788.h
> > tml
> > [v2]: https://www.mail-archive.com/u-boot at lists.denx.de/msg248541.h
> > tml
> > [v3]: https://www.mail-archive.com/u-boot at lists.denx.de/msg249160.h
> > tml
> > [v4]: https://www.mail-archive.com/u-boot at lists.denx.de/msg250149.h
> > tml
> > [v5]: https://www.mail-archive.com/u-boot at lists.denx.de/msg250517.h
> > tml
> >
> > Tien Fong Chee (6):
> > arm: socfpga: Remove unused passing parameter of
> > socfpga_bridges_reset
> > arm: socfpga: Restructure FPGA driver in the preparation to
> > support
> > A10
> > arm: socfpga: Enable FPGA driver on SPL
> > drivers: Enable FPGA driver build on SPL
> > arm: socfpga: Move FPGA manager driver to FPGA driver
> > arm: socfpga: Add FPGA driver support for Arria 10
> >
> > arch/arm/mach-socfpga/Makefile | 1 -
> > arch/arm/mach-socfpga/fpga_manager.c | 78 ----
> > arch/arm/mach-socfpga/include/mach/fpga_manager.h | 70 +--
> > .../include/mach/fpga_manager_arria10.h | 100 +++++
> > .../mach/{fpga_manager.h => fpga_manager_gen5.h} | 69 ++-
> > .../include/mach/reset_manager_arria10.h | 2 +-
> > arch/arm/mach-socfpga/reset_manager_arria10.c | 4 +-
> > drivers/Makefile | 1 +
> > drivers/fpga/Makefile | 2 +
> > drivers/fpga/socfpga.c | 241 +------
> > ----
> > drivers/fpga/socfpga_arria10.c | 479
> > +++++++++++++++++++++
> > drivers/fpga/{socfpga.c => socfpga_gen5.c} | 98 ++---
> > include/configs/socfpga_common.h | 4 +-
> > 13 files changed, 685 insertions(+), 464 deletions(-)
> > delete mode 100644 arch/arm/mach-socfpga/fpga_manager.c
> > create mode 100644 arch/arm/mach-
> > socfpga/include/mach/fpga_manager_arria10.h
> > copy arch/arm/mach-socfpga/include/mach/{fpga_manager.h =>
> > fpga_manager_gen5.h} (57%)
> > create mode 100644 drivers/fpga/socfpga_arria10.c
> > copy drivers/fpga/{socfpga.c => socfpga_gen5.c} (85%)
> >
> For the series,
>
> Reviewed-by: Dinh Nguyen <dinguyen@kernel.org>
Reviewed-by: Ley Foon Tan <ley.foon.tan@intel.com>
Thanks.
Ley Foon
prev parent reply other threads:[~2017-06-01 3:23 UTC|newest]
Thread overview: 25+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-05-29 4:00 [U-Boot] [PATCH v7 0/6] Add Intel Arria 10 SoC FPGA driver tien.fong.chee at intel.com
2017-05-29 4:00 ` [U-Boot] [PATCH v7 1/6] arm: socfpga: Remove unused passing parameter of socfpga_bridges_reset tien.fong.chee at intel.com
2017-05-29 4:00 ` [U-Boot] [PATCH v7 2/6] arm: socfpga: Restructure FPGA driver in the preparation to support A10 tien.fong.chee at intel.com
2017-05-29 4:00 ` [U-Boot] [PATCH v7 3/6] arm: socfpga: Enable FPGA driver on SPL tien.fong.chee at intel.com
2017-06-03 11:27 ` Marek Vasut
2017-06-05 3:32 ` Chee, Tien Fong
2017-06-05 4:02 ` Chee, Tien Fong
2017-06-05 11:24 ` Marek Vasut
2017-06-05 12:06 ` Chee, Tien Fong
2017-06-05 12:08 ` Marek Vasut
2017-06-05 12:11 ` Chee, Tien Fong
2017-06-05 12:15 ` Marek Vasut
2017-06-05 12:23 ` Chee, Tien Fong
2017-06-05 12:25 ` Marek Vasut
2017-06-05 12:57 ` Chee, Tien Fong
2017-06-05 13:00 ` Marek Vasut
2017-06-06 3:46 ` Chee, Tien Fong
2017-06-06 7:56 ` Marek Vasut
2017-05-29 4:00 ` [U-Boot] [PATCH v7 4/6] drivers: Enable FPGA driver build " tien.fong.chee at intel.com
2017-06-03 11:29 ` Marek Vasut
2017-06-05 4:26 ` Chee, Tien Fong
2017-05-29 4:00 ` [U-Boot] [PATCH v7 5/6] arm: socfpga: Move FPGA manager driver to FPGA driver tien.fong.chee at intel.com
2017-05-29 4:00 ` [U-Boot] [PATCH v7 6/6] arm: socfpga: Add FPGA driver support for Arria 10 tien.fong.chee at intel.com
2017-05-30 13:48 ` [U-Boot] [PATCH v7 0/6] Add Intel Arria 10 SoC FPGA driver Dinh Nguyen
2017-06-01 3:23 ` Ley Foon Tan [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1496287437.53270.0.camel@intel.com \
--to=ley.foon.tan@intel.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.