All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <1502677633.2192.0.camel@intel.com>

diff --git a/a/1.txt b/N1/1.txt
index 08e2d33..0c453f3 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -9,32 +9,32 @@ On Fri, 2017-08-11 at 08:21 -0700, Randy Dunlap wrote:
 > > +++ b/drivers/gpu/drm/ivip/Kconfig
 > > @@ -0,0 +1,14 @@
 > > +config DRM_IVIP
-> > +????????tristate "Intel FGPA Video and Image Processing"
-> > +????????depends on DRM && OF
-> > +????????select DRM_GEM_CMA_HELPER
-> > +????????select DRM_KMS_HELPER
-> > +????????select DRM_KMS_FB_HELPER
-> > +????????select DRM_KMS_CMA_HELPER
-> > +????????help
-> > +????????????Choose this option if you have a Intel FPGA Arria 10
+> > +        tristate "Intel FGPA Video and Image Processing"
+> > +        depends on DRM && OF
+> > +        select DRM_GEM_CMA_HELPER
+> > +        select DRM_KMS_HELPER
+> > +        select DRM_KMS_FB_HELPER
+> > +        select DRM_KMS_CMA_HELPER
+> > +        help
+> > +            Choose this option if you have a Intel FPGA Arria 10
 > > system
-> ??????????????????????????????????????????????an
+>                                               an
 > 
 > > 
-> > +????????????and above with an Intel Display Port IP. This does not
+> > +            and above with an Intel Display Port IP. This does not
 > > support
-> > +????????????legacy Intel FPGA Cyclone V display port. Currently
+> > +            legacy Intel FPGA Cyclone V display port. Currently
 > > only single
-> > +????????????frame buffer is supported. Note that ACPI and X_86
+> > +            frame buffer is supported. Note that ACPI and X_86
 > > architecture
-> > +????????????is not supported for Arria10.If M is selected the
+> > +            is not supported for Arria10.If M is selected the
 > > module will be
-> ????????????????????????????????????Arria10. If M is
+>                                     Arria10. If M is
 > 
 > > 
-> > +????????????called ivip.
+> > +            called ivip.
 > All of the help text should be indented with one tab + 2 spaces
 > according to coding-style.rst.
 > 
 > 
-Noted.
+Noted.N‹§²æìr¸›yúèšØb²X¬¶Ç§vØ^–)Þº{.nÇ+‰·zøœzÚÞz)í…æèw*\x1fjg¬±¨\x1e¶‰šŽŠÝ¢j.ïÛ°\½½MŽúgjÌæa×\x02››–' ™©Þ¢¸\f¢·¦j:+v‰¨ŠwèjØm¶Ÿÿ¾\a«‘êçzZ+ƒùšŽŠÝ¢j"ú!¶i
diff --git a/a/content_digest b/N1/content_digest
index 040f01e..bccfcab 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,10 +1,20 @@
  "ref\01502434187-6407-1-git-send-email-hean.loong.ong@intel.com\0"
  "ref\01502434187-6407-4-git-send-email-hean.loong.ong@intel.com\0"
  "ref\0b3505a39-9fa9-c993-15cb-d643a34f58a9@infradead.org\0"
- "From\0hean.loong.ong@intel.com (Ong, Hean Loong)\0"
- "Subject\0[PATCHv6 3/3] ARM:drm ivip Intel FPGA Video and Image Processing Suite\0"
+ "ref\0b3505a39-9fa9-c993-15cb-d643a34f58a9-wEGCiKHe2LqWVfeAwA7xHQ@public.gmane.org\0"
+ "From\0Ong, Hean Loong <hean.loong.ong-ral2JQCrhuEAvxtiuMwx3w@public.gmane.org>\0"
+ "Subject\0Re: [PATCHv6 3/3] ARM:drm ivip Intel FPGA Video and Image Processing Suite\0"
  "Date\0Mon, 14 Aug 2017 02:27:15 +0000\0"
- "To\0linux-arm-kernel@lists.infradead.org\0"
+ "To\0rdunlap-wEGCiKHe2LqWVfeAwA7xHQ@public.gmane.org <rdunlap-wEGCiKHe2LqWVfeAwA7xHQ@public.gmane.org>"
+  dinguyen-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org <dinguyen-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>
+  Vetter
+  Daniel <daniel.vetter-ral2JQCrhuEAvxtiuMwx3w@public.gmane.org>
+  robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org <robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>
+ " laurent.pinchart-ryLnwIuWjnjg/C1BVhZhaw@public.gmane.org <laurent.pinchart-ryLnwIuWjnjg/C1BVhZhaw@public.gmane.org>\0"
+ "Cc\0linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org <linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org>"
+  linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org <linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>
+  dri-devel-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org <dri-devel-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org>
+ " devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org <devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>\0"
  "\00:1\0"
  "b\0"
  "On Fri, 2017-08-11 at 08:21 -0700, Randy Dunlap wrote:\n"
@@ -18,34 +28,34 @@
  "> > +++ b/drivers/gpu/drm/ivip/Kconfig\n"
  "> > @@ -0,0 +1,14 @@\n"
  "> > +config DRM_IVIP\n"
- "> > +????????tristate \"Intel FGPA Video and Image Processing\"\n"
- "> > +????????depends on DRM && OF\n"
- "> > +????????select DRM_GEM_CMA_HELPER\n"
- "> > +????????select DRM_KMS_HELPER\n"
- "> > +????????select DRM_KMS_FB_HELPER\n"
- "> > +????????select DRM_KMS_CMA_HELPER\n"
- "> > +????????help\n"
- "> > +????????????Choose this option if you have a Intel FPGA Arria 10\n"
+ "> > +\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240tristate \"Intel FGPA Video and Image Processing\"\n"
+ "> > +\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240depends on DRM && OF\n"
+ "> > +\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240select DRM_GEM_CMA_HELPER\n"
+ "> > +\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240select DRM_KMS_HELPER\n"
+ "> > +\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240select DRM_KMS_FB_HELPER\n"
+ "> > +\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240select DRM_KMS_CMA_HELPER\n"
+ "> > +\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240help\n"
+ "> > +\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240Choose this option if you have a Intel FPGA Arria 10\n"
  "> > system\n"
- "> ??????????????????????????????????????????????an\n"
+ "> \303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240an\n"
  "> \n"
  "> > \n"
- "> > +????????????and above with an Intel Display Port IP. This does not\n"
+ "> > +\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240and above with an Intel Display Port IP. This does not\n"
  "> > support\n"
- "> > +????????????legacy Intel FPGA Cyclone V display port. Currently\n"
+ "> > +\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240legacy Intel FPGA Cyclone V display port. Currently\n"
  "> > only single\n"
- "> > +????????????frame buffer is supported. Note that ACPI and X_86\n"
+ "> > +\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240frame buffer is supported. Note that ACPI and X_86\n"
  "> > architecture\n"
- "> > +????????????is not supported for Arria10.If M is selected the\n"
+ "> > +\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240is not supported for Arria10.If M is selected the\n"
  "> > module will be\n"
- "> ????????????????????????????????????Arria10. If M is\n"
+ "> \303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240Arria10. If M is\n"
  "> \n"
  "> > \n"
- "> > +????????????called ivip.\n"
+ "> > +\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240\303\202\302\240called ivip.\n"
  "> All of the help text should be indented with one tab + 2 spaces\n"
  "> according to coding-style.rst.\n"
  "> \n"
  "> \n"
- Noted.
+ "Noted.N\302\213\302\247\302\262\303\246\303\254r\302\270\302\233y\303\272\303\250\302\232\303\230b\302\262X\302\254\302\266\303\207\302\247v\303\230^\302\226)\303\236\302\272{.n\303\207+\302\211\302\267\302\235z\303\270\302\234z\303\232\303\236z)\303\255\302\205\303\246\303\250w*\037jg\302\254\302\261\302\250\036\302\266\302\211\302\232\302\216\302\212\303\235\302\242j.\303\257\303\233\302\260\\\302\275\302\275M\302\216\303\272gj\303\214\303\246a\303\227\002\302\233\302\233\302\226' \302\231\302\251\303\236\302\242\302\270\f\302\242\302\267\302\246j:+v\302\211\302\250\302\212w\303\250j\303\230m\302\266\302\237\303\277\302\276\a\302\253\302\221\303\252\303\247zZ+\302\203\303\271\302\232\302\216\302\212\303\235\302\242j\"\302\235\303\272!\302\266i"
 
-c3c941576dd3ff26efba1c8616fe666f68e66321ab5ece34e4035f56243062c1
+b072bc3bde7fed8b8d1a5f664df0adf662e0370c7b241b80d6ce6af328c4fb85

diff --git a/a/1.txt b/N2/1.txt
index 08e2d33..9785400 100644
--- a/a/1.txt
+++ b/N2/1.txt
@@ -9,30 +9,30 @@ On Fri, 2017-08-11 at 08:21 -0700, Randy Dunlap wrote:
 > > +++ b/drivers/gpu/drm/ivip/Kconfig
 > > @@ -0,0 +1,14 @@
 > > +config DRM_IVIP
-> > +????????tristate "Intel FGPA Video and Image Processing"
-> > +????????depends on DRM && OF
-> > +????????select DRM_GEM_CMA_HELPER
-> > +????????select DRM_KMS_HELPER
-> > +????????select DRM_KMS_FB_HELPER
-> > +????????select DRM_KMS_CMA_HELPER
-> > +????????help
-> > +????????????Choose this option if you have a Intel FPGA Arria 10
+> > +        tristate "Intel FGPA Video and Image Processing"
+> > +        depends on DRM && OF
+> > +        select DRM_GEM_CMA_HELPER
+> > +        select DRM_KMS_HELPER
+> > +        select DRM_KMS_FB_HELPER
+> > +        select DRM_KMS_CMA_HELPER
+> > +        help
+> > +            Choose this option if you have a Intel FPGA Arria 10
 > > system
-> ??????????????????????????????????????????????an
+>                                               an
 > 
 > > 
-> > +????????????and above with an Intel Display Port IP. This does not
+> > +            and above with an Intel Display Port IP. This does not
 > > support
-> > +????????????legacy Intel FPGA Cyclone V display port. Currently
+> > +            legacy Intel FPGA Cyclone V display port. Currently
 > > only single
-> > +????????????frame buffer is supported. Note that ACPI and X_86
+> > +            frame buffer is supported. Note that ACPI and X_86
 > > architecture
-> > +????????????is not supported for Arria10.If M is selected the
+> > +            is not supported for Arria10.If M is selected the
 > > module will be
-> ????????????????????????????????????Arria10. If M is
+>                                     Arria10. If M is
 > 
 > > 
-> > +????????????called ivip.
+> > +            called ivip.
 > All of the help text should be indented with one tab + 2 spaces
 > according to coding-style.rst.
 > 
diff --git a/a/content_digest b/N2/content_digest
index 040f01e..0860b7d 100644
--- a/a/content_digest
+++ b/N2/content_digest
@@ -1,10 +1,19 @@
  "ref\01502434187-6407-1-git-send-email-hean.loong.ong@intel.com\0"
  "ref\01502434187-6407-4-git-send-email-hean.loong.ong@intel.com\0"
  "ref\0b3505a39-9fa9-c993-15cb-d643a34f58a9@infradead.org\0"
- "From\0hean.loong.ong@intel.com (Ong, Hean Loong)\0"
- "Subject\0[PATCHv6 3/3] ARM:drm ivip Intel FPGA Video and Image Processing Suite\0"
+ "From\0Ong, Hean Loong <hean.loong.ong@intel.com>\0"
+ "Subject\0Re: [PATCHv6 3/3] ARM:drm ivip Intel FPGA Video and Image Processing Suite\0"
  "Date\0Mon, 14 Aug 2017 02:27:15 +0000\0"
- "To\0linux-arm-kernel@lists.infradead.org\0"
+ "To\0rdunlap@infradead.org <rdunlap@infradead.org>"
+  dinguyen@kernel.org <dinguyen@kernel.org>
+  Vetter
+  Daniel <daniel.vetter@intel.com>
+  robh+dt@kernel.org <robh+dt@kernel.org>
+ " laurent.pinchart@ideasonboard.com <laurent.pinchart@ideasonboard.com>\0"
+ "Cc\0linux-arm-kernel@lists.infradead.org <linux-arm-kernel@lists.infradead.org>"
+  linux-kernel@vger.kernel.org <linux-kernel@vger.kernel.org>
+  dri-devel@lists.freedesktop.org <dri-devel@lists.freedesktop.org>
+ " devicetree@vger.kernel.org <devicetree@vger.kernel.org>\0"
  "\00:1\0"
  "b\0"
  "On Fri, 2017-08-11 at 08:21 -0700, Randy Dunlap wrote:\n"
@@ -18,34 +27,34 @@
  "> > +++ b/drivers/gpu/drm/ivip/Kconfig\n"
  "> > @@ -0,0 +1,14 @@\n"
  "> > +config DRM_IVIP\n"
- "> > +????????tristate \"Intel FGPA Video and Image Processing\"\n"
- "> > +????????depends on DRM && OF\n"
- "> > +????????select DRM_GEM_CMA_HELPER\n"
- "> > +????????select DRM_KMS_HELPER\n"
- "> > +????????select DRM_KMS_FB_HELPER\n"
- "> > +????????select DRM_KMS_CMA_HELPER\n"
- "> > +????????help\n"
- "> > +????????????Choose this option if you have a Intel FPGA Arria 10\n"
+ "> > +\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240tristate \"Intel FGPA Video and Image Processing\"\n"
+ "> > +\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240depends on DRM && OF\n"
+ "> > +\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240select DRM_GEM_CMA_HELPER\n"
+ "> > +\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240select DRM_KMS_HELPER\n"
+ "> > +\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240select DRM_KMS_FB_HELPER\n"
+ "> > +\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240select DRM_KMS_CMA_HELPER\n"
+ "> > +\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240help\n"
+ "> > +\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240Choose this option if you have a Intel FPGA Arria 10\n"
  "> > system\n"
- "> ??????????????????????????????????????????????an\n"
+ "> \302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240an\n"
  "> \n"
  "> > \n"
- "> > +????????????and above with an Intel Display Port IP. This does not\n"
+ "> > +\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240and above with an Intel Display Port IP. This does not\n"
  "> > support\n"
- "> > +????????????legacy Intel FPGA Cyclone V display port. Currently\n"
+ "> > +\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240legacy Intel FPGA Cyclone V display port. Currently\n"
  "> > only single\n"
- "> > +????????????frame buffer is supported. Note that ACPI and X_86\n"
+ "> > +\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240frame buffer is supported. Note that ACPI and X_86\n"
  "> > architecture\n"
- "> > +????????????is not supported for Arria10.If M is selected the\n"
+ "> > +\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240is not supported for Arria10.If M is selected the\n"
  "> > module will be\n"
- "> ????????????????????????????????????Arria10. If M is\n"
+ "> \302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240Arria10. If M is\n"
  "> \n"
  "> > \n"
- "> > +????????????called ivip.\n"
+ "> > +\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240\302\240called ivip.\n"
  "> All of the help text should be indented with one tab + 2 spaces\n"
  "> according to coding-style.rst.\n"
  "> \n"
  "> \n"
  Noted.
 
-c3c941576dd3ff26efba1c8616fe666f68e66321ab5ece34e4035f56243062c1
+a3fab49d3a275ac7af40da15255a397269360eb65f7bd1fba76eb98ff99abab8

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.