From: jbrunet@baylibre.com (Jerome Brunet)
To: linus-amlogic@lists.infradead.org
Subject: [PATCH] clk: meson: axg: fix the od shift of the sys_pll
Date: Mon, 22 Jan 2018 12:01:20 +0100 [thread overview]
Message-ID: <1516618880.7870.1.camel@baylibre.com> (raw)
In-Reply-To: <20180119020926.246887-1-yixun.lan@amlogic.com>
On Fri, 2018-01-19 at 10:09 +0800, Yixun Lan wrote:
> According to datasheet, the od shift of sys_pll is 16,
> fix the typo which introduced at previous commit.
>
> Fixes: 78b4af312f91 ('clk: meson-axg: add clock controller drivers')
> Signed-off-by: Yixun Lan <yixun.lan@amlogic.com>
> ---
> drivers/clk/meson/axg.c | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/drivers/clk/meson/axg.c b/drivers/clk/meson/axg.c
> index 7988dc8506b0..04a231eaf648 100644
> --- a/drivers/clk/meson/axg.c
> +++ b/drivers/clk/meson/axg.c
> @@ -64,7 +64,7 @@ static struct meson_clk_pll axg_sys_pll = {
> },
> .od = {
> .reg_off = HHI_SYS_PLL_CNTL,
> - .shift = 10,
> + .shift = 16,
> .width = 2,
> },
> .lock = &meson_clk_lock,
Looks good. Thx
I'll take it when the rc1 is released
Jerome
WARNING: multiple messages have this Message-ID (diff)
From: Jerome Brunet <jbrunet@baylibre.com>
To: Yixun Lan <yixun.lan@amlogic.com>,
Neil Armstrong <narmstrong@baylibre.com>
Cc: Michael Turquette <mturquette@baylibre.com>,
Stephen Boyd <sboyd@codeaurora.org>,
Carlo Caione <carlo@caione.org>,
Kevin Hilman <khilman@baylibre.com>,
linux-amlogic@lists.infradead.org, linux-clk@vger.kernel.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH] clk: meson: axg: fix the od shift of the sys_pll
Date: Mon, 22 Jan 2018 12:01:20 +0100 [thread overview]
Message-ID: <1516618880.7870.1.camel@baylibre.com> (raw)
In-Reply-To: <20180119020926.246887-1-yixun.lan@amlogic.com>
On Fri, 2018-01-19 at 10:09 +0800, Yixun Lan wrote:
> According to datasheet, the od shift of sys_pll is 16,
> fix the typo which introduced at previous commit.
>
> Fixes: 78b4af312f91 ('clk: meson-axg: add clock controller drivers')
> Signed-off-by: Yixun Lan <yixun.lan@amlogic.com>
> ---
> drivers/clk/meson/axg.c | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/drivers/clk/meson/axg.c b/drivers/clk/meson/axg.c
> index 7988dc8506b0..04a231eaf648 100644
> --- a/drivers/clk/meson/axg.c
> +++ b/drivers/clk/meson/axg.c
> @@ -64,7 +64,7 @@ static struct meson_clk_pll axg_sys_pll = {
> },
> .od = {
> .reg_off = HHI_SYS_PLL_CNTL,
> - .shift = 10,
> + .shift = 16,
> .width = 2,
> },
> .lock = &meson_clk_lock,
Looks good. Thx
I'll take it when the rc1 is released
Jerome
next prev parent reply other threads:[~2018-01-22 11:01 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-01-19 2:09 [PATCH] clk: meson: axg: fix the od shift of the sys_pll Yixun Lan
2018-01-19 2:09 ` Yixun Lan
2018-01-22 11:01 ` Jerome Brunet [this message]
2018-01-22 11:01 ` Jerome Brunet
2018-01-30 19:12 ` Jerome Brunet
2018-01-30 19:12 ` Jerome Brunet
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1516618880.7870.1.camel@baylibre.com \
--to=jbrunet@baylibre.com \
--cc=linus-amlogic@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.