* [SVM] Adding page access bits
@ 2018-05-10 12:59 Alexandru Stefan ISAILA
2018-05-10 13:07 ` Andrew Cooper
0 siblings, 1 reply; 2+ messages in thread
From: Alexandru Stefan ISAILA @ 2018-05-10 12:59 UTC (permalink / raw)
To: xen-devel@lists.xenproject.org
Cc: andrew.cooper3@citrix.com, boris.ostrovsky@oracle.com,
rcojocaru@bitdefender.com, suravee.suthikulpanit@amd.com
Hello,
We want to add the page access functionality to the SVM code. We have
been trying to add 4 bits in the pte but all seem to be taken.
Is there a way to accommodate them in the 24 bit flag mask?
I think it can be done by moving the 4 protection key field bits from
22:19 to 23:30 so we can have the 19:16 for access. Not sure if bit 23
is clear
Any thoughts on this matter are appreciated.
Thanks,
Alex
________________________
This email was scanned by Bitdefender
_______________________________________________
Xen-devel mailing list
Xen-devel@lists.xenproject.org
https://lists.xenproject.org/mailman/listinfo/xen-devel
^ permalink raw reply [flat|nested] 2+ messages in thread
* Re: [SVM] Adding page access bits
2018-05-10 12:59 [SVM] Adding page access bits Alexandru Stefan ISAILA
@ 2018-05-10 13:07 ` Andrew Cooper
0 siblings, 0 replies; 2+ messages in thread
From: Andrew Cooper @ 2018-05-10 13:07 UTC (permalink / raw)
To: Alexandru Stefan ISAILA, xen-devel@lists.xenproject.org
Cc: boris.ostrovsky@oracle.com, rcojocaru@bitdefender.com,
suravee.suthikulpanit@amd.com
On 10/05/18 13:59, Alexandru Stefan ISAILA wrote:
> Hello,
>
> We want to add the page access functionality to the SVM code. We have
> been trying to add 4 bits in the pte but all seem to be taken.
>
> Is there a way to accommodate them in the 24 bit flag mask?
>
> I think it can be done by moving the 4 protection key field bits from
> 22:19 to 23:30 so we can have the 19:16 for access. Not sure if bit 23
> is clear
>
> Any thoughts on this matter are appreciated.
The 4 protection key bits bits are architecturally defined. You cannot
move the bits, or you will break Intel.
That said, I presume you mean the PTEs for the NPT pagetables?
AMD hardware doesn't support PKU yet, and if they were to implement
support, I doubt it would be implemented for the NPT tables. Therefore,
I think you can just alias the 4 bits.
~Andrew
_______________________________________________
Xen-devel mailing list
Xen-devel@lists.xenproject.org
https://lists.xenproject.org/mailman/listinfo/xen-devel
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2018-05-10 13:07 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2018-05-10 12:59 [SVM] Adding page access bits Alexandru Stefan ISAILA
2018-05-10 13:07 ` Andrew Cooper
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.