From: chee.hong.ang at intel.com <chee.hong.ang@intel.com>
To: u-boot@lists.denx.de
Subject: [PATCH v4 06/21] configs: socfpga: Enable FIT image loading with ATF support
Date: Mon, 9 Mar 2020 02:07:07 -0700 [thread overview]
Message-ID: <1583744842-24632-7-git-send-email-chee.hong.ang@intel.com> (raw)
In-Reply-To: <1583744842-24632-1-git-send-email-chee.hong.ang@intel.com>
From: Chee Hong Ang <chee.hong.ang@intel.com>
SPL now loads ATF (BL31), U-Boot proper and DTB from FIT
image. The new boot flow with ATF support is as follow:
SPL -> ATF (BL31) -> U-Boot proper -> OS (Linux)
U-Boot proper now starts at 0x200000 (CONFIG_SYS_TEXT_BASE).
ATF will occupy the address range starting from 0x1000.
Signed-off-by: Chee Hong Ang <chee.hong.ang@intel.com>
---
configs/socfpga_agilex_defconfig | 7 ++++++-
configs/socfpga_stratix10_defconfig | 7 ++++++-
2 files changed, 12 insertions(+), 2 deletions(-)
diff --git a/configs/socfpga_agilex_defconfig b/configs/socfpga_agilex_defconfig
index 693a774..2373f89 100644
--- a/configs/socfpga_agilex_defconfig
+++ b/configs/socfpga_agilex_defconfig
@@ -1,6 +1,6 @@
CONFIG_ARM=y
CONFIG_ARCH_SOCFPGA=y
-CONFIG_SYS_TEXT_BASE=0x1000
+CONFIG_SYS_TEXT_BASE=0x200000
CONFIG_SYS_MALLOC_F_LEN=0x2000
CONFIG_ENV_SIZE=0x1000
CONFIG_ENV_OFFSET=0x200
@@ -10,10 +10,15 @@ CONFIG_TARGET_SOCFPGA_AGILEX_SOCDK=y
CONFIG_IDENT_STRING="socfpga_agilex"
CONFIG_SPL_FS_FAT=y
CONFIG_SPL_TEXT_BASE=0xFFE00000
+CONFIG_FIT=y
+CONFIG_SPL_LOAD_FIT=y
+CONFIG_SPL_FIT_SOURCE="board/altera/soc64/its/fit_spl_atf.its"
CONFIG_BOOTDELAY=5
CONFIG_SPL_CACHE=y
CONFIG_SPL_SPI_LOAD=y
CONFIG_SYS_SPI_U_BOOT_OFFS=0x3c00000
+CONFIG_SPL_ATF=y
+CONFIG_SPL_ATF_NO_PLATFORM_PARAM=y
CONFIG_HUSH_PARSER=y
CONFIG_SYS_PROMPT="SOCFPGA_AGILEX # "
CONFIG_CMD_MEMTEST=y
diff --git a/configs/socfpga_stratix10_defconfig b/configs/socfpga_stratix10_defconfig
index 26db40f..dc34357 100644
--- a/configs/socfpga_stratix10_defconfig
+++ b/configs/socfpga_stratix10_defconfig
@@ -1,6 +1,6 @@
CONFIG_ARM=y
CONFIG_ARCH_SOCFPGA=y
-CONFIG_SYS_TEXT_BASE=0x1000
+CONFIG_SYS_TEXT_BASE=0x200000
CONFIG_SYS_MALLOC_F_LEN=0x2000
CONFIG_ENV_SIZE=0x1000
CONFIG_ENV_OFFSET=0x200
@@ -10,9 +10,14 @@ CONFIG_TARGET_SOCFPGA_STRATIX10_SOCDK=y
CONFIG_IDENT_STRING="socfpga_stratix10"
CONFIG_SPL_FS_FAT=y
CONFIG_SPL_TEXT_BASE=0xFFE00000
+CONFIG_FIT=y
+CONFIG_SPL_LOAD_FIT=y
+CONFIG_SPL_FIT_SOURCE="board/altera/soc64/its/fit_spl_atf.its"
CONFIG_BOOTDELAY=5
CONFIG_SPL_SPI_LOAD=y
CONFIG_SYS_SPI_U_BOOT_OFFS=0x3C00000
+CONFIG_SPL_ATF=y
+CONFIG_SPL_ATF_NO_PLATFORM_PARAM=y
CONFIG_HUSH_PARSER=y
CONFIG_SYS_PROMPT="SOCFPGA_STRATIX10 # "
CONFIG_CMD_MEMTEST=y
--
2.7.4
next prev parent reply other threads:[~2020-03-09 9:07 UTC|newest]
Thread overview: 38+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-03-09 9:07 [PATCH v4 00/21] Enable ARM Trusted Firmware for U-Boot chee.hong.ang at intel.com
2020-03-09 9:07 ` [PATCH v4 01/21] configs: agilex: Remove CONFIG_OF_EMBED chee.hong.ang at intel.com
2020-03-09 9:07 ` [PATCH v4 02/21] arm: socfpga: add fit source file for pack itb with ATF chee.hong.ang at intel.com
2020-03-09 9:07 ` [PATCH v4 03/21] arm: socfpga: Add function for checking description from FIT image chee.hong.ang at intel.com
2020-03-09 9:07 ` [PATCH v4 04/21] arm: socfpga: Load FIT image with ATF support chee.hong.ang at intel.com
2020-03-09 9:07 ` [PATCH v4 05/21] arm: socfpga: Override 'lowlevel_init' to support ATF chee.hong.ang at intel.com
2020-03-09 9:07 ` chee.hong.ang at intel.com [this message]
2020-03-09 9:07 ` [PATCH v4 07/21] arm: socfpga: Disable "spin-table" method for booting Linux chee.hong.ang at intel.com
2020-03-09 9:07 ` [PATCH v4 08/21] arm: socfpga: Add SMC helper function for Intel SOCFPGA (64bits) chee.hong.ang at intel.com
2020-03-09 9:07 ` [PATCH v4 09/21] arm: socfpga: Define SMC function identifiers for PSCI SiP services chee.hong.ang at intel.com
2020-03-09 9:07 ` [PATCH v4 10/21] arm: socfpga: soc64: Remove PHY interface setup from misc arch init chee.hong.ang at intel.com
2020-03-09 9:07 ` [PATCH v4 11/21] misc: altera_sysmgr: Add Altera System Manager driver chee.hong.ang at intel.com
2020-03-10 16:17 ` Simon Goldschmidt
2020-03-10 16:42 ` Ang, Chee Hong
2020-03-10 16:57 ` Simon Goldschmidt
2020-03-10 20:14 ` Simon Goldschmidt
2020-03-11 6:35 ` Ang, Chee Hong
2020-03-11 6:37 ` Marek Vasut
2020-03-11 7:03 ` Ang, Chee Hong
2020-03-11 7:06 ` Marek Vasut
2020-03-11 8:13 ` Ang, Chee Hong
2020-03-09 9:07 ` [PATCH v4 12/21] arch: arm: socfpga: Enable driver model for misc drivers chee.hong.ang at intel.com
2020-03-10 17:03 ` Simon Goldschmidt
2020-03-11 6:13 ` Ang, Chee Hong
2020-03-09 9:07 ` [PATCH v4 13/21] mmc: dwmmc: socfpga: MMC driver access System Manager via 'altera_sysmgr' chee.hong.ang at intel.com
2020-03-09 9:07 ` [PATCH v4 14/21] arch: arm: socfpga: Add 'altr, sysmgr-syscon' for MMC node in device tree chee.hong.ang at intel.com
2020-03-10 17:05 ` Simon Goldschmidt
2020-03-11 7:06 ` Ang, Chee Hong
2020-03-11 7:14 ` Marek Vasut
2020-03-09 9:07 ` [PATCH v4 15/21] net: designware: socfpga: MAC driver access System Manager via 'altera_sysmgr' chee.hong.ang at intel.com
2020-03-09 9:07 ` [PATCH v4 16/21] arm: socfpga: Add ATF support for Reset Manager driver chee.hong.ang at intel.com
2020-03-09 9:07 ` [PATCH v4 17/21] arm: socfpga: stratix10: Initialize timer in SPL chee.hong.ang at intel.com
2020-03-09 9:07 ` [PATCH v4 18/21] arm: socfpga: Add ATF support to query FPGA configuration status chee.hong.ang at intel.com
2020-03-09 9:07 ` [PATCH v4 19/21] arm: socfpga: stratix10: Add ATF support for FPGA reconfig driver chee.hong.ang at intel.com
2020-03-09 9:07 ` [PATCH v4 20/21] arm: socfpga: mailbox: Add 'SYSTEM_RESET' PSCI support to mbox_reset_cold() chee.hong.ang at intel.com
2020-03-09 9:07 ` [PATCH v4 21/21] configs: socfpga: Add defconfig for Agilex and Stratix 10 without ATF support chee.hong.ang at intel.com
2020-03-10 17:01 ` [PATCH v4 00/21] Enable ARM Trusted Firmware for U-Boot Simon Goldschmidt
2020-03-11 6:11 ` Ang, Chee Hong
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1583744842-24632-7-git-send-email-chee.hong.ang@intel.com \
--to=chee.hong.ang@intel.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.