From: Hanks Chen <hanks.chen@mediatek.com>
To: Matthias Brugger <matthias.bgg@gmail.com>
Cc: Linus Walleij <linus.walleij@linaro.org>,
Rob Herring <robh+dt@kernel.org>,
Michael Turquette <mturquette@baylibre.com>,
"Stephen Boyd" <sboyd@kernel.org>,
Sean Wang <sean.wang@kernel.org>,
mtk01761 <wendell.lin@mediatek.com>,
Andy Teng <andy.teng@mediatek.com>, <linux-gpio@vger.kernel.org>,
<devicetree@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>,
<linux-mediatek@lists.infradead.org>,
<linux-kernel@vger.kernel.org>, <wsd_upstream@mediatek.com>,
CC Hwang <cc.hwang@mediatek.com>,
Loda Chou <loda.chou@mediatek.com>
Subject: Re: [PATCH v7 7/7] arm64: dts: add dts nodes for MT6779
Date: Mon, 13 Jul 2020 19:11:16 +0800 [thread overview]
Message-ID: <1594638676.29621.1.camel@mtkswgap22> (raw)
In-Reply-To: <2eee3a1f-464a-359e-e7d3-0d331c8898ed@gmail.com>
On Fri, 2020-07-10 at 15:47 +0200, Matthias Brugger wrote:
>
> On 02/07/2020 14:57, Hanks Chen wrote:
> > this adds initial MT6779 dts settings for board support,
> > including cpu, gic, timer, ccf, pinctrl, uart, sysirq...etc.
> >
> > Signed-off-by: Hanks Chen <hanks.chen@mediatek.com>
> > ---
> > arch/arm64/boot/dts/mediatek/Makefile | 1 +
> > arch/arm64/boot/dts/mediatek/mt6779-evb.dts | 31 +++
> > arch/arm64/boot/dts/mediatek/mt6779.dtsi | 271 +++++++++++++++++++++++++++
> > 3 files changed, 303 insertions(+)
> > create mode 100644 arch/arm64/boot/dts/mediatek/mt6779-evb.dts
> > create mode 100644 arch/arm64/boot/dts/mediatek/mt6779.dtsi
> >
> [...]
> > +
> > + uart2: serial@11004000 {
> > + compatible = "mediatek,mt6779-uart",
> > + "mediatek,mt6577-uart";
> > + reg = <0 0x11004000 0 0x400>;
> > + interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_LOW>;
> > + clocks = <&clk26m>, <&infracfg_ao CLK_INFRA_UART1>;
>
> I suppose that should be:
>
> clocks = <&clk26m>, <&infracfg_ao CLK_INFRA_UART2>;
>
My fault, I'll fix the typo in next version.
Thanks!
Hanks
>
> Regards,
> Matthias
>
> > + clock-names = "baud", "bus";
> > + status = "disabled";
> > + };
> > +
> > + audio: clock-controller@11210000 {
> > + compatible = "mediatek,mt6779-audio", "syscon";
> > + reg = <0 0x11210000 0 0x1000>;
> > + #clock-cells = <1>;
> > + };
> > +
> > + mfgcfg: clock-controller@13fbf000 {
> > + compatible = "mediatek,mt6779-mfgcfg", "syscon";
> > + reg = <0 0x13fbf000 0 0x1000>;
> > + #clock-cells = <1>;
> > + };
> > +
> > + mmsys: syscon@14000000 {
> > + compatible = "mediatek,mt6779-mmsys", "syscon";
> > + reg = <0 0x14000000 0 0x1000>;
> > + #clock-cells = <1>;
> > + };
> > +
> > + imgsys: clock-controller@15020000 {
> > + compatible = "mediatek,mt6779-imgsys", "syscon";
> > + reg = <0 0x15020000 0 0x1000>;
> > + #clock-cells = <1>;
> > + };
> > +
> > + vdecsys: clock-controller@16000000 {
> > + compatible = "mediatek,mt6779-vdecsys", "syscon";
> > + reg = <0 0x16000000 0 0x1000>;
> > + #clock-cells = <1>;
> > + };
> > +
> > + vencsys: clock-controller@17000000 {
> > + compatible = "mediatek,mt6779-vencsys", "syscon";
> > + reg = <0 0x17000000 0 0x1000>;
> > + #clock-cells = <1>;
> > + };
> > +
> > + camsys: clock-controller@1a000000 {
> > + compatible = "mediatek,mt6779-camsys", "syscon";
> > + reg = <0 0x1a000000 0 0x10000>;
> > + #clock-cells = <1>;
> > + };
> > +
> > + ipesys: clock-controller@1b000000 {
> > + compatible = "mediatek,mt6779-ipesys", "syscon";
> > + reg = <0 0x1b000000 0 0x1000>;
> > + #clock-cells = <1>;
> > + };
> > +
> > + };
> > +};
> >
WARNING: multiple messages have this Message-ID (diff)
From: Hanks Chen <hanks.chen@mediatek.com>
To: Matthias Brugger <matthias.bgg@gmail.com>
Cc: devicetree@vger.kernel.org, CC Hwang <cc.hwang@mediatek.com>,
wsd_upstream@mediatek.com, Stephen Boyd <sboyd@kernel.org>,
Andy Teng <andy.teng@mediatek.com>,
Linus Walleij <linus.walleij@linaro.org>,
Sean Wang <sean.wang@kernel.org>,
Loda Chou <loda.chou@mediatek.com>,
linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org,
Rob Herring <robh+dt@kernel.org>,
linux-mediatek@lists.infradead.org,
mtk01761 <wendell.lin@mediatek.com>,
Michael Turquette <mturquette@baylibre.com>,
linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v7 7/7] arm64: dts: add dts nodes for MT6779
Date: Mon, 13 Jul 2020 19:11:16 +0800 [thread overview]
Message-ID: <1594638676.29621.1.camel@mtkswgap22> (raw)
In-Reply-To: <2eee3a1f-464a-359e-e7d3-0d331c8898ed@gmail.com>
On Fri, 2020-07-10 at 15:47 +0200, Matthias Brugger wrote:
>
> On 02/07/2020 14:57, Hanks Chen wrote:
> > this adds initial MT6779 dts settings for board support,
> > including cpu, gic, timer, ccf, pinctrl, uart, sysirq...etc.
> >
> > Signed-off-by: Hanks Chen <hanks.chen@mediatek.com>
> > ---
> > arch/arm64/boot/dts/mediatek/Makefile | 1 +
> > arch/arm64/boot/dts/mediatek/mt6779-evb.dts | 31 +++
> > arch/arm64/boot/dts/mediatek/mt6779.dtsi | 271 +++++++++++++++++++++++++++
> > 3 files changed, 303 insertions(+)
> > create mode 100644 arch/arm64/boot/dts/mediatek/mt6779-evb.dts
> > create mode 100644 arch/arm64/boot/dts/mediatek/mt6779.dtsi
> >
> [...]
> > +
> > + uart2: serial@11004000 {
> > + compatible = "mediatek,mt6779-uart",
> > + "mediatek,mt6577-uart";
> > + reg = <0 0x11004000 0 0x400>;
> > + interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_LOW>;
> > + clocks = <&clk26m>, <&infracfg_ao CLK_INFRA_UART1>;
>
> I suppose that should be:
>
> clocks = <&clk26m>, <&infracfg_ao CLK_INFRA_UART2>;
>
My fault, I'll fix the typo in next version.
Thanks!
Hanks
>
> Regards,
> Matthias
>
> > + clock-names = "baud", "bus";
> > + status = "disabled";
> > + };
> > +
> > + audio: clock-controller@11210000 {
> > + compatible = "mediatek,mt6779-audio", "syscon";
> > + reg = <0 0x11210000 0 0x1000>;
> > + #clock-cells = <1>;
> > + };
> > +
> > + mfgcfg: clock-controller@13fbf000 {
> > + compatible = "mediatek,mt6779-mfgcfg", "syscon";
> > + reg = <0 0x13fbf000 0 0x1000>;
> > + #clock-cells = <1>;
> > + };
> > +
> > + mmsys: syscon@14000000 {
> > + compatible = "mediatek,mt6779-mmsys", "syscon";
> > + reg = <0 0x14000000 0 0x1000>;
> > + #clock-cells = <1>;
> > + };
> > +
> > + imgsys: clock-controller@15020000 {
> > + compatible = "mediatek,mt6779-imgsys", "syscon";
> > + reg = <0 0x15020000 0 0x1000>;
> > + #clock-cells = <1>;
> > + };
> > +
> > + vdecsys: clock-controller@16000000 {
> > + compatible = "mediatek,mt6779-vdecsys", "syscon";
> > + reg = <0 0x16000000 0 0x1000>;
> > + #clock-cells = <1>;
> > + };
> > +
> > + vencsys: clock-controller@17000000 {
> > + compatible = "mediatek,mt6779-vencsys", "syscon";
> > + reg = <0 0x17000000 0 0x1000>;
> > + #clock-cells = <1>;
> > + };
> > +
> > + camsys: clock-controller@1a000000 {
> > + compatible = "mediatek,mt6779-camsys", "syscon";
> > + reg = <0 0x1a000000 0 0x10000>;
> > + #clock-cells = <1>;
> > + };
> > +
> > + ipesys: clock-controller@1b000000 {
> > + compatible = "mediatek,mt6779-ipesys", "syscon";
> > + reg = <0 0x1b000000 0 0x1000>;
> > + #clock-cells = <1>;
> > + };
> > +
> > + };
> > +};
> >
_______________________________________________
Linux-mediatek mailing list
Linux-mediatek@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-mediatek
WARNING: multiple messages have this Message-ID (diff)
From: Hanks Chen <hanks.chen@mediatek.com>
To: Matthias Brugger <matthias.bgg@gmail.com>
Cc: devicetree@vger.kernel.org, CC Hwang <cc.hwang@mediatek.com>,
wsd_upstream@mediatek.com, Stephen Boyd <sboyd@kernel.org>,
Andy Teng <andy.teng@mediatek.com>,
Linus Walleij <linus.walleij@linaro.org>,
Sean Wang <sean.wang@kernel.org>,
Loda Chou <loda.chou@mediatek.com>,
linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org,
Rob Herring <robh+dt@kernel.org>,
linux-mediatek@lists.infradead.org,
mtk01761 <wendell.lin@mediatek.com>,
Michael Turquette <mturquette@baylibre.com>,
linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v7 7/7] arm64: dts: add dts nodes for MT6779
Date: Mon, 13 Jul 2020 19:11:16 +0800 [thread overview]
Message-ID: <1594638676.29621.1.camel@mtkswgap22> (raw)
In-Reply-To: <2eee3a1f-464a-359e-e7d3-0d331c8898ed@gmail.com>
On Fri, 2020-07-10 at 15:47 +0200, Matthias Brugger wrote:
>
> On 02/07/2020 14:57, Hanks Chen wrote:
> > this adds initial MT6779 dts settings for board support,
> > including cpu, gic, timer, ccf, pinctrl, uart, sysirq...etc.
> >
> > Signed-off-by: Hanks Chen <hanks.chen@mediatek.com>
> > ---
> > arch/arm64/boot/dts/mediatek/Makefile | 1 +
> > arch/arm64/boot/dts/mediatek/mt6779-evb.dts | 31 +++
> > arch/arm64/boot/dts/mediatek/mt6779.dtsi | 271 +++++++++++++++++++++++++++
> > 3 files changed, 303 insertions(+)
> > create mode 100644 arch/arm64/boot/dts/mediatek/mt6779-evb.dts
> > create mode 100644 arch/arm64/boot/dts/mediatek/mt6779.dtsi
> >
> [...]
> > +
> > + uart2: serial@11004000 {
> > + compatible = "mediatek,mt6779-uart",
> > + "mediatek,mt6577-uart";
> > + reg = <0 0x11004000 0 0x400>;
> > + interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_LOW>;
> > + clocks = <&clk26m>, <&infracfg_ao CLK_INFRA_UART1>;
>
> I suppose that should be:
>
> clocks = <&clk26m>, <&infracfg_ao CLK_INFRA_UART2>;
>
My fault, I'll fix the typo in next version.
Thanks!
Hanks
>
> Regards,
> Matthias
>
> > + clock-names = "baud", "bus";
> > + status = "disabled";
> > + };
> > +
> > + audio: clock-controller@11210000 {
> > + compatible = "mediatek,mt6779-audio", "syscon";
> > + reg = <0 0x11210000 0 0x1000>;
> > + #clock-cells = <1>;
> > + };
> > +
> > + mfgcfg: clock-controller@13fbf000 {
> > + compatible = "mediatek,mt6779-mfgcfg", "syscon";
> > + reg = <0 0x13fbf000 0 0x1000>;
> > + #clock-cells = <1>;
> > + };
> > +
> > + mmsys: syscon@14000000 {
> > + compatible = "mediatek,mt6779-mmsys", "syscon";
> > + reg = <0 0x14000000 0 0x1000>;
> > + #clock-cells = <1>;
> > + };
> > +
> > + imgsys: clock-controller@15020000 {
> > + compatible = "mediatek,mt6779-imgsys", "syscon";
> > + reg = <0 0x15020000 0 0x1000>;
> > + #clock-cells = <1>;
> > + };
> > +
> > + vdecsys: clock-controller@16000000 {
> > + compatible = "mediatek,mt6779-vdecsys", "syscon";
> > + reg = <0 0x16000000 0 0x1000>;
> > + #clock-cells = <1>;
> > + };
> > +
> > + vencsys: clock-controller@17000000 {
> > + compatible = "mediatek,mt6779-vencsys", "syscon";
> > + reg = <0 0x17000000 0 0x1000>;
> > + #clock-cells = <1>;
> > + };
> > +
> > + camsys: clock-controller@1a000000 {
> > + compatible = "mediatek,mt6779-camsys", "syscon";
> > + reg = <0 0x1a000000 0 0x10000>;
> > + #clock-cells = <1>;
> > + };
> > +
> > + ipesys: clock-controller@1b000000 {
> > + compatible = "mediatek,mt6779-ipesys", "syscon";
> > + reg = <0 0x1b000000 0 0x1000>;
> > + #clock-cells = <1>;
> > + };
> > +
> > + };
> > +};
> >
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2020-07-13 11:11 UTC|newest]
Thread overview: 50+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-07-02 12:57 [PATCH v7] Add basic SoC Support for Mediatek MT6779 SoC Hanks Chen
2020-07-02 12:57 ` Hanks Chen
2020-07-02 12:57 ` Hanks Chen
2020-07-02 12:57 ` [PATCH v7 0/7] " Hanks Chen
2020-07-02 12:57 ` Hanks Chen
2020-07-02 12:57 ` Hanks Chen
2020-07-07 11:25 ` Hanks Chen
2020-07-07 11:25 ` Hanks Chen
2020-07-07 11:25 ` Hanks Chen
2020-07-02 12:57 ` [PATCH v7 1/7] pinctrl: mediatek: update pinmux definitions for mt6779 Hanks Chen
2020-07-02 12:57 ` Hanks Chen
2020-07-02 12:57 ` Hanks Chen
2020-07-02 12:57 ` [PATCH v7 2/7] dt-bindings: pinctrl: add bindings for MediaTek MT6779 SoC Hanks Chen
2020-07-02 12:57 ` Hanks Chen
2020-07-02 12:57 ` Hanks Chen
2020-07-02 20:58 ` Rob Herring
2020-07-02 20:58 ` Rob Herring
2020-07-02 20:58 ` Rob Herring
2020-07-07 11:05 ` Hanks Chen
2020-07-07 11:05 ` Hanks Chen
2020-07-07 11:05 ` Hanks Chen
2020-07-02 12:57 ` [PATCH v7 3/7] pinctrl: mediatek: avoid virtual gpio trying to set reg Hanks Chen
2020-07-02 12:57 ` Hanks Chen
2020-07-02 12:57 ` Hanks Chen
2020-07-02 12:57 ` [PATCH v7 4/7] pinctrl: mediatek: add pinctrl support for MT6779 SoC Hanks Chen
2020-07-02 12:57 ` Hanks Chen
2020-07-02 12:57 ` [PATCH v7 5/7] pinctrl: mediatek: add mt6779 eint support Hanks Chen
2020-07-02 12:57 ` Hanks Chen
2020-07-02 12:57 ` Hanks Chen
2020-07-02 12:57 ` [PATCH v7 6/7] clk: mediatek: add UART0 clock support Hanks Chen
2020-07-02 12:57 ` Hanks Chen
2020-07-02 12:57 ` Hanks Chen
2020-07-10 13:41 ` Matthias Brugger
2020-07-10 13:41 ` Matthias Brugger
2020-07-10 13:41 ` Matthias Brugger
2020-07-02 12:57 ` [PATCH v7 7/7] arm64: dts: add dts nodes for MT6779 Hanks Chen
2020-07-02 12:57 ` Hanks Chen
2020-07-02 12:57 ` Hanks Chen
2020-07-10 13:47 ` Matthias Brugger
2020-07-10 13:47 ` Matthias Brugger
2020-07-10 13:47 ` Matthias Brugger
2020-07-13 11:11 ` Hanks Chen [this message]
2020-07-13 11:11 ` Hanks Chen
2020-07-13 11:11 ` Hanks Chen
2020-07-07 11:41 ` [PATCH v7] Add basic SoC Support for Mediatek MT6779 SoC Linus Walleij
2020-07-07 11:41 ` Linus Walleij
2020-07-07 11:41 ` Linus Walleij
2020-07-07 11:51 ` Hanks Chen
2020-07-07 11:51 ` Hanks Chen
2020-07-07 11:51 ` Hanks Chen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1594638676.29621.1.camel@mtkswgap22 \
--to=hanks.chen@mediatek.com \
--cc=andy.teng@mediatek.com \
--cc=cc.hwang@mediatek.com \
--cc=devicetree@vger.kernel.org \
--cc=linus.walleij@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-gpio@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=loda.chou@mediatek.com \
--cc=matthias.bgg@gmail.com \
--cc=mturquette@baylibre.com \
--cc=robh+dt@kernel.org \
--cc=sboyd@kernel.org \
--cc=sean.wang@kernel.org \
--cc=wendell.lin@mediatek.com \
--cc=wsd_upstream@mediatek.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.