From: Easwar Hariharan <eahariha@linux.microsoft.com>
To: stable@vger.kernel.org
Cc: easwar.hariharan@microsoft.com, catalin.marinas@arm.com,
will@kernel.org, corbet@lwn.net, robin.murphy@arm.com,
joro@8bytes.org, linux-arm-kernel@lists.infradead.org,
linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org,
iommu@lists.linux.dev
Subject: [PATCH 5.15 0/4] ARM64 errata for stable kernel 5.15 and above
Date: Thu, 20 Jul 2023 16:23:30 -0700 [thread overview]
Message-ID: <1689895414-17425-1-git-send-email-eahariha@linux.microsoft.com> (raw)
From: Easwar Hariharan <easwar.hariharan@microsoft.com>
This series works around a few ARM64 errata. Please pick these up for
v6.1 and v6.4 as well.
Cc: Catalin Marinas <catalin.marinas@arm.com>
Cc: Will Deacon <will@kernel.org>
Cc: Jonathan Corbet <corbet@lwn.net>
Cc: Robin Murphy <robin.murphy@arm.com>
Cc: Joerg Roedel <joro@8bytes.org>
Cc: linux-arm-kernel@lists.infradead.org
Cc: linux-doc@vger.kernel.org
Cc: linux-kernel@vger.kernel.org
Cc: iommu@lists.linux.dev
Signed-off-by: Easwar Hariharan <eahariha@linux.microsoft.com>
---
Robin Murphy (1):
iommu/arm-smmu-v3: Document MMU-700 erratum 2812531
Suzuki K Poulose (3):
arm64: errata: Add detection for TRBE overwrite in FILL mode
arm64: errata: Add workaround for TSB flush failures
arm64: errata: Add detection for TRBE write to out-of-range
Documentation/arm64/silicon-errata.rst | 16 +++
arch/arm64/Kconfig | 115 ++++++++++++++++++++
arch/arm64/include/asm/barrier.h | 16 ++-
arch/arm64/kernel/cpu_errata.c | 65 +++++++++++
arch/arm64/tools/cpucaps | 3 +
drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c | 41 +++++++
drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.h | 1 +
7 files changed, 256 insertions(+), 1 deletion(-)
--
2.25.1
WARNING: multiple messages have this Message-ID (diff)
From: Easwar Hariharan <eahariha@linux.microsoft.com>
To: stable@vger.kernel.org
Cc: easwar.hariharan@microsoft.com, catalin.marinas@arm.com,
will@kernel.org, corbet@lwn.net, robin.murphy@arm.com,
joro@8bytes.org, linux-arm-kernel@lists.infradead.org,
linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org,
iommu@lists.linux.dev
Subject: [PATCH 5.15 0/4] ARM64 errata for stable kernel 5.15 and above
Date: Thu, 20 Jul 2023 16:23:30 -0700 [thread overview]
Message-ID: <1689895414-17425-1-git-send-email-eahariha@linux.microsoft.com> (raw)
From: Easwar Hariharan <easwar.hariharan@microsoft.com>
This series works around a few ARM64 errata. Please pick these up for
v6.1 and v6.4 as well.
Cc: Catalin Marinas <catalin.marinas@arm.com>
Cc: Will Deacon <will@kernel.org>
Cc: Jonathan Corbet <corbet@lwn.net>
Cc: Robin Murphy <robin.murphy@arm.com>
Cc: Joerg Roedel <joro@8bytes.org>
Cc: linux-arm-kernel@lists.infradead.org
Cc: linux-doc@vger.kernel.org
Cc: linux-kernel@vger.kernel.org
Cc: iommu@lists.linux.dev
Signed-off-by: Easwar Hariharan <eahariha@linux.microsoft.com>
---
Robin Murphy (1):
iommu/arm-smmu-v3: Document MMU-700 erratum 2812531
Suzuki K Poulose (3):
arm64: errata: Add detection for TRBE overwrite in FILL mode
arm64: errata: Add workaround for TSB flush failures
arm64: errata: Add detection for TRBE write to out-of-range
Documentation/arm64/silicon-errata.rst | 16 +++
arch/arm64/Kconfig | 115 ++++++++++++++++++++
arch/arm64/include/asm/barrier.h | 16 ++-
arch/arm64/kernel/cpu_errata.c | 65 +++++++++++
arch/arm64/tools/cpucaps | 3 +
drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c | 41 +++++++
drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.h | 1 +
7 files changed, 256 insertions(+), 1 deletion(-)
--
2.25.1
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next reply other threads:[~2023-07-20 23:23 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-07-20 23:23 Easwar Hariharan [this message]
2023-07-20 23:23 ` [PATCH 5.15 0/4] ARM64 errata for stable kernel 5.15 and above Easwar Hariharan
2023-07-20 23:23 ` [PATCH 5.15 1/4] arm64: errata: Add detection for TRBE overwrite in FILL mode Easwar Hariharan
2023-07-20 23:23 ` Easwar Hariharan
2023-07-21 5:40 ` Patch "arm64: errata: Add detection for TRBE overwrite in FILL mode" has been added to the 5.15-stable tree gregkh
2023-07-21 5:40 ` gregkh
2023-07-20 23:23 ` [PATCH 5.15 2/4] arm64: errata: Add workaround for TSB flush failures Easwar Hariharan
2023-07-20 23:23 ` Easwar Hariharan
2023-07-21 5:27 ` Greg KH
2023-07-21 5:27 ` Greg KH
2023-07-20 23:23 ` [PATCH 5.15 3/4] arm64: errata: Add detection for TRBE write to out-of-range Easwar Hariharan
2023-07-20 23:23 ` Easwar Hariharan
2023-07-20 23:23 ` [PATCH 5.15 4/4] iommu/arm-smmu-v3: Document MMU-700 erratum 2812531 Easwar Hariharan
2023-07-20 23:23 ` Easwar Hariharan
2023-07-21 5:24 ` [PATCH 5.15 0/4] ARM64 errata for stable kernel 5.15 and above Greg KH
2023-07-21 5:24 ` Greg KH
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1689895414-17425-1-git-send-email-eahariha@linux.microsoft.com \
--to=eahariha@linux.microsoft.com \
--cc=catalin.marinas@arm.com \
--cc=corbet@lwn.net \
--cc=easwar.hariharan@microsoft.com \
--cc=iommu@lists.linux.dev \
--cc=joro@8bytes.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-doc@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=robin.murphy@arm.com \
--cc=stable@vger.kernel.org \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.