All of lore.kernel.org
 help / color / mirror / Atom feed
* [GIT PULL 1/3] RISC-V config for v6.16
@ 2025-05-16 10:36 ` Conor Dooley
  0 siblings, 0 replies; 4+ messages in thread
From: Conor Dooley @ 2025-05-16 10:36 UTC (permalink / raw)
  To: soc; +Cc: conor, linux-riscv


[-- Attachment #1.1: Type: text/plain, Size: 1297 bytes --]

Hey Arnd,

These are a bit late, but I was waiting for some acks on patches that
were outstanding for a while dts wise.

Cheers,
Conor.

The following changes since commit 0af2f6be1b4281385b618cb86ad946eded089ac8:

  Linux 6.15-rc1 (2025-04-06 13:11:33 -0700)

are available in the Git repository at:

  https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux.git/ riscv-config-for-v6.16

for you to fetch changes up to 60c6d3797239d087cc6eb82971988893a8ba2a88:

  riscv: defconfig: spacemit: enable clock controller driver for SpacemiT K1 (2025-04-26 00:41:03 +0100)

----------------------------------------------------------------
RISC-V config for v6.16

PM_GENERIC_DOMAINS is enabled because T-Head SoCs need to use it and
spacemit's gpio and clock controller are enabled for more obvious
reasons.

Signed-off-by: Conor Dooley <conor.dooley@microchip.com>

----------------------------------------------------------------
Haylen Chu (1):
      riscv: defconfig: spacemit: enable clock controller driver for SpacemiT K1

Michal Wilczynski (1):
      riscv: Enable PM_GENERIC_DOMAINS for T-Head SoCs

Yixun Lan (1):
      riscv: defconfig: spacemit: enable gpio support for K1 SoC

 arch/riscv/Kconfig.socs      | 1 +
 arch/riscv/configs/defconfig | 3 +++
 2 files changed, 4 insertions(+)

[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 228 bytes --]

[-- Attachment #2: Type: text/plain, Size: 161 bytes --]

_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv

^ permalink raw reply	[flat|nested] 4+ messages in thread

* [GIT PULL 1/3] RISC-V config for v6.16
@ 2025-05-16 10:36 ` Conor Dooley
  0 siblings, 0 replies; 4+ messages in thread
From: Conor Dooley @ 2025-05-16 10:36 UTC (permalink / raw)
  To: soc; +Cc: conor, linux-riscv

[-- Attachment #1: Type: text/plain, Size: 1297 bytes --]

Hey Arnd,

These are a bit late, but I was waiting for some acks on patches that
were outstanding for a while dts wise.

Cheers,
Conor.

The following changes since commit 0af2f6be1b4281385b618cb86ad946eded089ac8:

  Linux 6.15-rc1 (2025-04-06 13:11:33 -0700)

are available in the Git repository at:

  https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux.git/ riscv-config-for-v6.16

for you to fetch changes up to 60c6d3797239d087cc6eb82971988893a8ba2a88:

  riscv: defconfig: spacemit: enable clock controller driver for SpacemiT K1 (2025-04-26 00:41:03 +0100)

----------------------------------------------------------------
RISC-V config for v6.16

PM_GENERIC_DOMAINS is enabled because T-Head SoCs need to use it and
spacemit's gpio and clock controller are enabled for more obvious
reasons.

Signed-off-by: Conor Dooley <conor.dooley@microchip.com>

----------------------------------------------------------------
Haylen Chu (1):
      riscv: defconfig: spacemit: enable clock controller driver for SpacemiT K1

Michal Wilczynski (1):
      riscv: Enable PM_GENERIC_DOMAINS for T-Head SoCs

Yixun Lan (1):
      riscv: defconfig: spacemit: enable gpio support for K1 SoC

 arch/riscv/Kconfig.socs      | 1 +
 arch/riscv/configs/defconfig | 3 +++
 2 files changed, 4 insertions(+)

[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 228 bytes --]

^ permalink raw reply	[flat|nested] 4+ messages in thread

* Re: [GIT PULL 1/3] RISC-V config for v6.16
  2025-05-16 10:36 ` Conor Dooley
  (?)
@ 2025-05-21 21:30 ` patchwork-bot+linux-soc
  -1 siblings, 0 replies; 4+ messages in thread
From: patchwork-bot+linux-soc @ 2025-05-21 21:30 UTC (permalink / raw)
  To: Conor Dooley; +Cc: soc

Hello:

This pull request was applied to soc/soc.git (for-next)
by Arnd Bergmann <arnd@arndb.de>:

On Fri, 16 May 2025 11:36:53 +0100 you wrote:
> Hey Arnd,
> 
> These are a bit late, but I was waiting for some acks on patches that
> were outstanding for a while dts wise.
> 
> Cheers,
> Conor.
> 
> [...]

Here is the summary with links:
  - [GIT,PULL,1/3] RISC-V config for v6.16
    (no matching commit)
  - [GIT,PULL,2/3] RISC-V cache drivers for v6.16
    https://git.kernel.org/soc/soc/c/07a3c038bd9c

You are awesome, thank you!
-- 
Deet-doot-dot, I am a bot.
https://korg.docs.kernel.org/patchwork/pwbot.html



^ permalink raw reply	[flat|nested] 4+ messages in thread

* Re: [GIT PULL 1/3] RISC-V config for v6.16
  2025-05-16 10:36 ` Conor Dooley
  (?)
  (?)
@ 2025-05-22 11:20 ` patchwork-bot+linux-soc
  -1 siblings, 0 replies; 4+ messages in thread
From: patchwork-bot+linux-soc @ 2025-05-22 11:20 UTC (permalink / raw)
  To: Conor Dooley; +Cc: soc

Hello:

This pull request was applied to soc/soc.git (for-next)
by Arnd Bergmann <arnd@arndb.de>:

On Fri, 16 May 2025 11:36:53 +0100 you wrote:
> Hey Arnd,
> 
> These are a bit late, but I was waiting for some acks on patches that
> were outstanding for a while dts wise.
> 
> Cheers,
> Conor.
> 
> [...]

Here is the summary with links:
  - [GIT,PULL,1/3] RISC-V config for v6.16
    https://git.kernel.org/soc/soc/c/74b1d172c3b5
  - [GIT,PULL,2/3] RISC-V cache drivers for v6.16
    (no matching commit)

You are awesome, thank you!
-- 
Deet-doot-dot, I am a bot.
https://korg.docs.kernel.org/patchwork/pwbot.html



^ permalink raw reply	[flat|nested] 4+ messages in thread

end of thread, other threads:[~2025-05-22 11:19 UTC | newest]

Thread overview: 4+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2025-05-16 10:36 [GIT PULL 1/3] RISC-V config for v6.16 Conor Dooley
2025-05-16 10:36 ` Conor Dooley
2025-05-21 21:30 ` patchwork-bot+linux-soc
2025-05-22 11:20 ` patchwork-bot+linux-soc

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.