All of lore.kernel.org
 help / color / mirror / Atom feed
From: patchwork-bot+linux-riscv@kernel.org
To: Anup Patel <apatel@ventanamicro.com>
Cc: linux-riscv@lists.infradead.org, atish.patra@linux.dev,
	palmer@dabbelt.com, paul.walmsley@sifive.com, alex@ghiti.fr,
	ajones@ventanamicro.com, anup@brainfault.org,
	kvm@vger.kernel.org, kvm-riscv@lists.infradead.org,
	linux-kernel@vger.kernel.org
Subject: Re: [PATCH v2 0/2] Few timer and AIA fixes for KVM RISC-V
Date: Wed, 06 Aug 2025 17:15:40 +0000	[thread overview]
Message-ID: <175450054049.2863135.4614852920454002653.git-patchwork-notify@kernel.org> (raw)
In-Reply-To: <20250707035345.17494-1-apatel@ventanamicro.com>

Hello:

This series was applied to riscv/linux.git (for-next)
by Anup Patel <anup@brainfault.org>:

On Mon,  7 Jul 2025 09:23:42 +0530 you wrote:
> The RISC-V Privileged specificaiton says the following: "WFI is also
> required to resume execution for locally enabled interrupts pending
> at any privilege level, regardless of the global interrupt enable at
> each privilege level."
> 
> Based on the above, if there is pending VS-timer interrupt when the
> host (aka HS-mode) executes WFI then such a WFI will simply become NOP
> and not do anything. This result in QEMU RISC-V consuming a lot of CPU
> time on the x86 machine where it is running. The PATCH1 solves this
> issue by adding appropriate cleanup in KVM RISC-V timer virtualization.
> 
> [...]

Here is the summary with links:
  - [v2,1/2] RISC-V: KVM: Disable vstimecmp before exiting to user-space
    https://git.kernel.org/riscv/c/57f576e860d3
  - [v2,2/2] RISC-V: KVM: Move HGEI[E|P] CSR access to IMSIC virtualization
    (no matching commit)

You are awesome, thank you!
-- 
Deet-doot-dot, I am a bot.
https://korg.docs.kernel.org/patchwork/pwbot.html



-- 
kvm-riscv mailing list
kvm-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/kvm-riscv

WARNING: multiple messages have this Message-ID (diff)
From: patchwork-bot+linux-riscv@kernel.org
To: Anup Patel <apatel@ventanamicro.com>
Cc: linux-riscv@lists.infradead.org, atish.patra@linux.dev,
	palmer@dabbelt.com, paul.walmsley@sifive.com, alex@ghiti.fr,
	ajones@ventanamicro.com, anup@brainfault.org,
	kvm@vger.kernel.org, kvm-riscv@lists.infradead.org,
	linux-kernel@vger.kernel.org
Subject: Re: [PATCH v2 0/2] Few timer and AIA fixes for KVM RISC-V
Date: Wed, 06 Aug 2025 17:15:40 +0000	[thread overview]
Message-ID: <175450054049.2863135.4614852920454002653.git-patchwork-notify@kernel.org> (raw)
In-Reply-To: <20250707035345.17494-1-apatel@ventanamicro.com>

Hello:

This series was applied to riscv/linux.git (for-next)
by Anup Patel <anup@brainfault.org>:

On Mon,  7 Jul 2025 09:23:42 +0530 you wrote:
> The RISC-V Privileged specificaiton says the following: "WFI is also
> required to resume execution for locally enabled interrupts pending
> at any privilege level, regardless of the global interrupt enable at
> each privilege level."
> 
> Based on the above, if there is pending VS-timer interrupt when the
> host (aka HS-mode) executes WFI then such a WFI will simply become NOP
> and not do anything. This result in QEMU RISC-V consuming a lot of CPU
> time on the x86 machine where it is running. The PATCH1 solves this
> issue by adding appropriate cleanup in KVM RISC-V timer virtualization.
> 
> [...]

Here is the summary with links:
  - [v2,1/2] RISC-V: KVM: Disable vstimecmp before exiting to user-space
    https://git.kernel.org/riscv/c/57f576e860d3
  - [v2,2/2] RISC-V: KVM: Move HGEI[E|P] CSR access to IMSIC virtualization
    (no matching commit)

You are awesome, thank you!
-- 
Deet-doot-dot, I am a bot.
https://korg.docs.kernel.org/patchwork/pwbot.html



WARNING: multiple messages have this Message-ID (diff)
From: patchwork-bot+linux-riscv@kernel.org
To: Anup Patel <apatel@ventanamicro.com>
Cc: linux-riscv@lists.infradead.org, atish.patra@linux.dev,
	palmer@dabbelt.com, paul.walmsley@sifive.com, alex@ghiti.fr,
	ajones@ventanamicro.com, anup@brainfault.org,
	kvm@vger.kernel.org, kvm-riscv@lists.infradead.org,
	linux-kernel@vger.kernel.org
Subject: Re: [PATCH v2 0/2] Few timer and AIA fixes for KVM RISC-V
Date: Wed, 06 Aug 2025 17:15:40 +0000	[thread overview]
Message-ID: <175450054049.2863135.4614852920454002653.git-patchwork-notify@kernel.org> (raw)
In-Reply-To: <20250707035345.17494-1-apatel@ventanamicro.com>

Hello:

This series was applied to riscv/linux.git (for-next)
by Anup Patel <anup@brainfault.org>:

On Mon,  7 Jul 2025 09:23:42 +0530 you wrote:
> The RISC-V Privileged specificaiton says the following: "WFI is also
> required to resume execution for locally enabled interrupts pending
> at any privilege level, regardless of the global interrupt enable at
> each privilege level."
> 
> Based on the above, if there is pending VS-timer interrupt when the
> host (aka HS-mode) executes WFI then such a WFI will simply become NOP
> and not do anything. This result in QEMU RISC-V consuming a lot of CPU
> time on the x86 machine where it is running. The PATCH1 solves this
> issue by adding appropriate cleanup in KVM RISC-V timer virtualization.
> 
> [...]

Here is the summary with links:
  - [v2,1/2] RISC-V: KVM: Disable vstimecmp before exiting to user-space
    https://git.kernel.org/riscv/c/57f576e860d3
  - [v2,2/2] RISC-V: KVM: Move HGEI[E|P] CSR access to IMSIC virtualization
    (no matching commit)

You are awesome, thank you!
-- 
Deet-doot-dot, I am a bot.
https://korg.docs.kernel.org/patchwork/pwbot.html



_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv

  parent reply	other threads:[~2025-08-06 17:19 UTC|newest]

Thread overview: 24+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2025-07-07  3:53 [PATCH v2 0/2] Few timer and AIA fixes for KVM RISC-V Anup Patel
2025-07-07  3:53 ` Anup Patel
2025-07-07  3:53 ` Anup Patel
2025-07-07  3:53 ` [PATCH v2 1/2] RISC-V: KVM: Disable vstimecmp before exiting to user-space Anup Patel
2025-07-07  3:53   ` Anup Patel
2025-07-07  3:53   ` Anup Patel
2025-07-07  4:06   ` Nutty Liu
2025-07-07  4:06     ` Nutty Liu
2025-07-07  4:06     ` Nutty Liu
2025-07-07  3:53 ` [PATCH v2 2/2] RISC-V: KVM: Move HGEI[E|P] CSR access to IMSIC virtualization Anup Patel
2025-07-07  3:53   ` Anup Patel
2025-07-07  3:53   ` Anup Patel
2025-07-07  4:20   ` Nutty Liu
2025-07-07  4:20     ` Nutty Liu
2025-07-07  4:20     ` Nutty Liu
2025-07-07  4:48     ` Anup Patel
2025-07-07  4:48       ` Anup Patel
2025-07-07  4:48       ` Anup Patel
2025-07-11 13:05 ` [PATCH v2 0/2] Few timer and AIA fixes for KVM RISC-V Anup Patel
2025-07-11 13:05   ` Anup Patel
2025-07-11 13:05   ` Anup Patel
2025-08-06 17:15 ` patchwork-bot+linux-riscv [this message]
2025-08-06 17:15   ` patchwork-bot+linux-riscv
2025-08-06 17:15   ` patchwork-bot+linux-riscv

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=175450054049.2863135.4614852920454002653.git-patchwork-notify@kernel.org \
    --to=patchwork-bot+linux-riscv@kernel.org \
    --cc=ajones@ventanamicro.com \
    --cc=alex@ghiti.fr \
    --cc=anup@brainfault.org \
    --cc=apatel@ventanamicro.com \
    --cc=atish.patra@linux.dev \
    --cc=kvm-riscv@lists.infradead.org \
    --cc=kvm@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-riscv@lists.infradead.org \
    --cc=palmer@dabbelt.com \
    --cc=paul.walmsley@sifive.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.