All of lore.kernel.org
 help / color / mirror / Atom feed
* [PATCH 2.4] [TRIVIAL] missing entry in Intel cache table
@ 2002-10-03 21:38 Jean Delvare
  2002-10-03 22:19 ` Dave Jones
  0 siblings, 1 reply; 2+ messages in thread
From: Jean Delvare @ 2002-10-03 21:38 UTC (permalink / raw)
  To: linux-kernel

Hello everyone.

It seems that the Intel cache table in arch/i386/kernel/setup.c misses one entry. It must have been lost in 2.4.20-pre1 when Andy Grover converted the old switch-case-based method to the much-nicer table-based one.

--- linux-2.4.20-pre8/arch/i386/kernel/setup.c.orig	Thu Oct  3 19:34:34 2002
+++ linux-2.4.20-pre8/arch/i386/kernel/setup.c	Thu Oct  3 19:36:39 2002
@@ -2212,6 +2212,7 @@
 	{ 0x7B, LVL_2,      512 },
 	{ 0x7C, LVL_2,      1024 },
 	{ 0x82, LVL_2,      256 },
+	{ 0x83, LVL_2,      512 },
 	{ 0x84, LVL_2,      1024 },
 	{ 0x85, LVL_2,      2048 },
 	{ 0x00, 0, 0}

The same applies to the 2.5 tree, see my next post.

Jean Delvare


___________________________________
Webmail Nerim, http://www.nerim.net/



^ permalink raw reply	[flat|nested] 2+ messages in thread

* Re: [PATCH 2.4] [TRIVIAL] missing entry in Intel cache table
  2002-10-03 21:38 [PATCH 2.4] [TRIVIAL] missing entry in Intel cache table Jean Delvare
@ 2002-10-03 22:19 ` Dave Jones
  0 siblings, 0 replies; 2+ messages in thread
From: Dave Jones @ 2002-10-03 22:19 UTC (permalink / raw)
  To: Jean Delvare; +Cc: linux-kernel

On Thu, Oct 03, 2002 at 11:38:40PM +0200, Jean Delvare wrote:
 > Hello everyone.
 > 
 > It seems that the Intel cache table in arch/i386/kernel/setup.c misses one entry. It must have been lost in 2.4.20-pre1 when Andy Grover converted the old switch-case-based method to the much-nicer table-based one.
 > 
 > --- linux-2.4.20-pre8/arch/i386/kernel/setup.c.orig	Thu Oct  3 19:34:34 2002
 > +++ linux-2.4.20-pre8/arch/i386/kernel/setup.c	Thu Oct  3 19:36:39 2002
 > @@ -2212,6 +2212,7 @@
 >  	{ 0x7B, LVL_2,      512 },
 >  	{ 0x7C, LVL_2,      1024 },
 >  	{ 0x82, LVL_2,      256 },
 > +	{ 0x83, LVL_2,      512 },
 >  	{ 0x84, LVL_2,      1024 },
 >  	{ 0x85, LVL_2,      2048 },
 >  	{ 0x00, 0, 0}
 > 
 > The same applies to the 2.5 tree, see my next post.

See the patch I posted last Sunday fixing this, and
several other cache related issues.

		Dave

-- 
| Dave Jones.        http://www.codemonkey.org.uk

^ permalink raw reply	[flat|nested] 2+ messages in thread

end of thread, other threads:[~2002-10-03 22:10 UTC | newest]

Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2002-10-03 21:38 [PATCH 2.4] [TRIVIAL] missing entry in Intel cache table Jean Delvare
2002-10-03 22:19 ` Dave Jones

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.