Re: [Qemu-devel] Threading Qemu

[Jamie Lokier <jamie@shareable.org>]

Fabrice Bellard wrote:
> I confirm, the general case is quite complicated. It is simpler to begin 
> with an implementation where the host and guest CPUs have the same 
> memory ordering constraints (e.g. x86 on x86 case).

I have just realised it is not _always_ correct even for x86 on x86,
for some flavours of x86 host CPU.

Qemu emulates a standard x86 with writes fully ordered.  Guest code
will assume that.

But a few types of x86 host don't fully order writes.  See
CONFIG_X86_OOSTORE and CONFIG_X86_PPRO_FENCE in Linux kernels - look
in linux/arch/x86/Kconfig.cpu.

On those, running multiple target CPUs as host threads on a
multiprocessor host may not be correct.

I'm not sure if the "sfence" instruction means this could apply to
some modern, mainstream x86 hosts too.

-- Jamie