All of lore.kernel.org
 help / color / mirror / Atom feed
* S3C24XX: Ensure GPIO pins are configure properly on init and resume.
@ 2008-07-29 17:00 Ben Dooks
       [not found] ` <20080729170053.251716620-elnMNo+KYs3pIgCt6eIbzw@public.gmane.org>
  0 siblings, 1 reply; 3+ messages in thread
From: Ben Dooks @ 2008-07-29 17:00 UTC (permalink / raw)
  To: spi-devel-general-5NWGOfrQmneRv+LV9MX5uipxlwaOVQ5f,
	david-b-yBeKhBN/0LDR7s880joybQ
  Cc: Ben Dooks

[-- Attachment #1: simtec/simtec-drivers-spi-s3c24xx-resume2.patch --]
[-- Type: text/plain, Size: 3398 bytes --]

Add initialisation for the necessary GPIO lines on driver probe and
resume. This is needed as we need to place the GPIO lines into inputs
over suspend as the controller is reset during the resume path and
the initial state is to act as a SPI slave which drivers the MISO
line. With the MISO line driven, there is the likelyhood that the
chip will be driving against the SPI slave device (not all SPI
devices tristate their MISO line when their chipselect is inactive)

Signed-off-by: Ben Dooks <ben-linux-elnMNo+KYs3YtjvyW6yDsg@public.gmane.org>

Index: linux-2.6.26-quilt5/drivers/spi/spi_s3c24xx.c
===================================================================
--- linux-2.6.26-quilt5.orig/drivers/spi/spi_s3c24xx.c	2008-07-29 17:46:06.000000000 +0100
+++ linux-2.6.26-quilt5/drivers/spi/spi_s3c24xx.c	2008-07-29 17:52:01.000000000 +0100
@@ -238,6 +238,8 @@ static irqreturn_t s3c24xx_spi_irq(int i
 
 static void s3c24xx_spi_initialsetup(struct s3c24xx_spi *hw)
 {
+	struct platform_device *pdev = to_platform_device(hw->dev);
+
 	/* for the moment, permanently enable the clock */
 
 	clk_enable(hw->clk);
@@ -247,6 +249,20 @@ static void s3c24xx_spi_initialsetup(str
 	writeb(0xff, hw->regs + S3C2410_SPPRE);
 	writeb(SPPIN_DEFAULT, hw->regs + S3C2410_SPPIN);
 	writeb(SPCON_DEFAULT, hw->regs + S3C2410_SPCON);
+
+	if (pdev->id == 0) {
+		s3c2410_gpio_cfgpin(S3C2410_GPE13, S3C2410_GPE13_SPICLK0);
+		s3c2410_gpio_cfgpin(S3C2410_GPE12, S3C2410_GPE12_SPIMOSI0);
+		s3c2410_gpio_cfgpin(S3C2410_GPE11, S3C2410_GPE11_SPIMISO0);
+		s3c2410_gpio_pullup(S3C2410_GPE11, 0);
+		s3c2410_gpio_pullup(S3C2410_GPE12, 0);
+	} else {
+		s3c2410_gpio_cfgpin(S3C2410_GPG7, S3C2410_GPG7_SPICLK1);
+		s3c2410_gpio_cfgpin(S3C2410_GPG6, S3C2410_GPG6_SPIMOSI1);
+		s3c2410_gpio_cfgpin(S3C2410_GPG5, S3C2410_GPG5_SPIMISO1);
+		s3c2410_gpio_pullup(S3C2410_GPG5, 0);
+		s3c2410_gpio_pullup(S3C2410_GPG6, 0);
+	}
 }
 
 static int __init s3c24xx_spi_probe(struct platform_device *pdev)
@@ -412,6 +428,26 @@ static int s3c24xx_spi_suspend(struct pl
 {
 	struct s3c24xx_spi *hw = platform_get_drvdata(pdev);
 
+	/* Place the gpio associated with the controller into input over
+	 * suspend as on resume the controller is reset and will end up
+	 * as a slave until we reconfigure it in the resume path. This
+	 * means that we cannot allow the controller to drive MISO line
+	 * during this period in case it drives against something on the
+	 * board.
+	 */
+
+	if (pdev->id == 0) {
+		s3c2410_gpio_pullup(S3C2410_GPE12, 1);
+		s3c2410_gpio_pullup(S3C2410_GPE13, 1);
+		s3c2410_gpio_cfgpin(S3C2410_GPE12, S3C2410_GPIO_INPUT);
+		s3c2410_gpio_cfgpin(S3C2410_GPE11, S3C2410_GPIO_INPUT);
+	} else {
+		s3c2410_gpio_pullup(S3C2410_GPG5, 1);
+		s3c2410_gpio_pullup(S3C2410_GPG6, 1);
+		s3c2410_gpio_cfgpin(S3C2410_GPG6, S3C2410_GPIO_INPUT);
+		s3c2410_gpio_cfgpin(S3C2410_GPG5, S3C2410_GPIO_INPUT); 
+	}
+
 	clk_disable(hw->clk);
 	return 0;
 }

-- 
Ben (ben-elnMNo+KYs3YtjvyW6yDsg@public.gmane.org, http://www.fluff.org/)

  'a smiley only costs 4 bytes'

-------------------------------------------------------------------------
This SF.Net email is sponsored by the Moblin Your Move Developer's challenge
Build the coolest Linux based applications with Moblin SDK & win great prizes
Grand prize is a trip for two to an Open Source event anywhere in the world
http://moblin-contest.org/redirect.php?banner_id=100&url=/

^ permalink raw reply	[flat|nested] 3+ messages in thread

* Re: S3C24XX: Ensure GPIO pins are configure properly on init and resume.
       [not found] ` <20080729170053.251716620-elnMNo+KYs3pIgCt6eIbzw@public.gmane.org>
@ 2008-07-31  8:14   ` David Brownell
       [not found]     ` <200807310114.42424.david-b-yBeKhBN/0LDR7s880joybQ@public.gmane.org>
  0 siblings, 1 reply; 3+ messages in thread
From: David Brownell @ 2008-07-31  8:14 UTC (permalink / raw)
  To: spi-devel-general-5NWGOfrQmneRv+LV9MX5uipxlwaOVQ5f; +Cc: Ben Dooks

On Tuesday 29 July 2008, Ben Dooks wrote:

> @@ -412,6 +428,26 @@ static int s3c24xx_spi_suspend(struct pl
>  {
>  	struct s3c24xx_spi *hw = platform_get_drvdata(pdev);
>  
> +	/* Place the gpio associated with the controller into input over

Well, input-with-pullup.  As usual, we don't want inputs to float.  :)


> +	 * suspend as on resume the controller is reset and will end up
> +	 * as a slave until we reconfigure it in the resume path.

Kind of unfriendly, and not something I've seen much on ARM, FWIW.

I generally like to see pinmux stuff kept out of drivers, since it
tends to change between revisions more than the controller design.
I take it that's not yet an issue with this controller ...


> 					This 
> +	 * means that we cannot allow the controller to drive MISO line
> +	 * during this period in case it drives against something on the
> +	 * board.
> +	 */
> +

What I don't get is that there are two outputs other than chipselect
(SCK on GPE13 and GPG7, and MOSI on GPE12 and GPG6), and you seem to
remux those on bus 0 but *NOT* bus 1:

> +	if (pdev->id == 0) {
> +		s3c2410_gpio_pullup(S3C2410_GPE12, 1);
> +		s3c2410_gpio_pullup(S3C2410_GPE13, 1);
> +		s3c2410_gpio_cfgpin(S3C2410_GPE12, S3C2410_GPIO_INPUT);
> +		s3c2410_gpio_cfgpin(S3C2410_GPE11, S3C2410_GPIO_INPUT);
> +	} else {
> +		s3c2410_gpio_pullup(S3C2410_GPG5, 1);
> +		s3c2410_gpio_pullup(S3C2410_GPG6, 1);
> +		s3c2410_gpio_cfgpin(S3C2410_GPG6, S3C2410_GPIO_INPUT);
> +		s3c2410_gpio_cfgpin(S3C2410_GPG5, S3C2410_GPIO_INPUT); 

... where you do GPG6/MOSI alright, but GPG5/MISO not GPG7/SCK.

Or is the suspend side of your patch inconsistent with the resume side?



> +	}
> +
>  	clk_disable(hw->clk);
>  	return 0;
>  }
> 
>

-------------------------------------------------------------------------
This SF.Net email is sponsored by the Moblin Your Move Developer's challenge
Build the coolest Linux based applications with Moblin SDK & win great prizes
Grand prize is a trip for two to an Open Source event anywhere in the world
http://moblin-contest.org/redirect.php?banner_id=100&url=/

^ permalink raw reply	[flat|nested] 3+ messages in thread

* Re: S3C24XX: Ensure GPIO pins are configure properly on init and resume.
       [not found]     ` <200807310114.42424.david-b-yBeKhBN/0LDR7s880joybQ@public.gmane.org>
@ 2008-07-31  9:45       ` Ben Dooks
  0 siblings, 0 replies; 3+ messages in thread
From: Ben Dooks @ 2008-07-31  9:45 UTC (permalink / raw)
  To: David Brownell
  Cc: spi-devel-general-5NWGOfrQmneRv+LV9MX5uipxlwaOVQ5f, Ben Dooks

On Thu, Jul 31, 2008 at 01:14:42AM -0700, David Brownell wrote:
> On Tuesday 29 July 2008, Ben Dooks wrote:
> 
> > @@ -412,6 +428,26 @@ static int s3c24xx_spi_suspend(struct pl
> >  {
> >  	struct s3c24xx_spi *hw = platform_get_drvdata(pdev);
> >  
> > +	/* Place the gpio associated with the controller into input over
> 
> Well, input-with-pullup.  As usual, we don't want inputs to float.  :)

Ok, the comment needs changing, we do ensure the weak-pin-pullups are
enabled.
 
> 
> > +	 * suspend as on resume the controller is reset and will end up
> > +	 * as a slave until we reconfigure it in the resume path.
> 
> Kind of unfriendly, and not something I've seen much on ARM, FWIW.

I'm not sure, this tends to be the case in the Samsung range that
blocks are powered down over suspend, and get reset whilst resuming. It
is just unfortunate in this case that the defaults are not what we need.
 
> I generally like to see pinmux stuff kept out of drivers, since it
> tends to change between revisions more than the controller design.
> I take it that's not yet an issue with this controller ...

Yes, unfortunately this case needs fixing, even if it is to add a
callback to set the pin state to/from the spi pins and add some
common code in arch/arm/plat-s3c24xx to deal with this. Not all
devices come up in the state that you can directly connect them to
their pin blocks.

I'll check through all the range that has this block in them, iirc
S3C2410, S3C2412, S3C2440 and S3C2442... newer designs have a different
controller in them, so do not need to be consideres for this.
 
> 
> > 					This 
> > +	 * means that we cannot allow the controller to drive MISO line
> > +	 * during this period in case it drives against something on the
> > +	 * board.
> > +	 */
> > +
> 
> What I don't get is that there are two outputs other than chipselect
> (SCK on GPE13 and GPG7, and MOSI on GPE12 and GPG6), and you seem to
> remux those on bus 0 but *NOT* bus 1:
> 
> > +	if (pdev->id == 0) {
> > +		s3c2410_gpio_pullup(S3C2410_GPE12, 1);
> > +		s3c2410_gpio_pullup(S3C2410_GPE13, 1);
> > +		s3c2410_gpio_cfgpin(S3C2410_GPE12, S3C2410_GPIO_INPUT);
> > +		s3c2410_gpio_cfgpin(S3C2410_GPE11, S3C2410_GPIO_INPUT);
> > +	} else {
> > +		s3c2410_gpio_pullup(S3C2410_GPG5, 1);
> > +		s3c2410_gpio_pullup(S3C2410_GPG6, 1);
> > +		s3c2410_gpio_cfgpin(S3C2410_GPG6, S3C2410_GPIO_INPUT);
> > +		s3c2410_gpio_cfgpin(S3C2410_GPG5, S3C2410_GPIO_INPUT); 
> 
> ... where you do GPG6/MOSI alright, but GPG5/MISO not GPG7/SCK.

SCK will become an input when the controller pops into slave mode, it is
just the data pins that swap their meanings when the controller changes.

-- 
Ben

Q:      What's a light-year?
A:      One-third less calories than a regular year.


-------------------------------------------------------------------------
This SF.Net email is sponsored by the Moblin Your Move Developer's challenge
Build the coolest Linux based applications with Moblin SDK & win great prizes
Grand prize is a trip for two to an Open Source event anywhere in the world
http://moblin-contest.org/redirect.php?banner_id=100&url=/

^ permalink raw reply	[flat|nested] 3+ messages in thread

end of thread, other threads:[~2008-07-31  9:45 UTC | newest]

Thread overview: 3+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2008-07-29 17:00 S3C24XX: Ensure GPIO pins are configure properly on init and resume Ben Dooks
     [not found] ` <20080729170053.251716620-elnMNo+KYs3pIgCt6eIbzw@public.gmane.org>
2008-07-31  8:14   ` David Brownell
     [not found]     ` <200807310114.42424.david-b-yBeKhBN/0LDR7s880joybQ@public.gmane.org>
2008-07-31  9:45       ` Ben Dooks

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.