All of lore.kernel.org
 help / color / mirror / Atom feed
* [PATCH] disable C1E for HVM guest
@ 2009-03-12 15:47 Christoph Egger
  2009-03-12 15:57 ` Keir Fraser
  0 siblings, 1 reply; 3+ messages in thread
From: Christoph Egger @ 2009-03-12 15:47 UTC (permalink / raw)
  To: xen-devel

[-- Attachment #1: Type: text/plain, Size: 469 bytes --]


Hi,

attached patch disables C1E in HVM guests.
This also fixes a guest crash via #GP
on cross-vendor migration.

Signed-off-by: Christoph Egger <Christoph.Egger@amd.com>

-- 
---to satisfy European Law for business letters:
Advanced Micro Devices GmbH
Karl-Hammerschmidt-Str. 34, 85609 Dornach b. Muenchen
Geschaeftsfuehrer: Jochen Polster, Thomas M. McCoy, Giuliano Meroni
Sitz: Dornach, Gemeinde Aschheim, Landkreis Muenchen
Registergericht Muenchen, HRB Nr. 43632

[-- Attachment #2: xen_hvm_c1e.diff --]
[-- Type: text/x-diff, Size: 699 bytes --]

diff -r c9a35fb19e75 xen/arch/x86/hvm/hvm.c
--- a/xen/arch/x86/hvm/hvm.c	Thu Mar 12 15:08:08 2009 +0000
+++ b/xen/arch/x86/hvm/hvm.c	Mon Mar 12 16:36:16 2009 +0100
@@ -1776,6 +1776,15 @@ int hvm_msr_read_intercept(struct cpu_us
         msr_content = var_range_base[index];
         break;
 
+    case MSR_K8_ENABLE_C1E:
+         /* There's no point in letting the guest see C-States.
+          * Further, this AMD-only register may be accessed if this HVM guest
+          * has been migrated to an Intel host. This fixes a guest crash
+          * in this case.
+          */
+         msr_content = 0;
+         break;
+
     default:
         return hvm_funcs.msr_read_intercept(regs);
     }

[-- Attachment #3: Type: text/plain, Size: 138 bytes --]

_______________________________________________
Xen-devel mailing list
Xen-devel@lists.xensource.com
http://lists.xensource.com/xen-devel

^ permalink raw reply	[flat|nested] 3+ messages in thread

* Re: [PATCH] disable C1E for HVM guest
  2009-03-12 15:47 [PATCH] disable C1E for HVM guest Christoph Egger
@ 2009-03-12 15:57 ` Keir Fraser
  2009-03-13  6:54   ` Christoph Egger
  0 siblings, 1 reply; 3+ messages in thread
From: Keir Fraser @ 2009-03-12 15:57 UTC (permalink / raw)
  To: Christoph Egger, xen-devel@lists.xensource.com

On 12/03/2009 15:47, "Christoph Egger" <Christoph.Egger@amd.com> wrote:

> attached patch disables C1E in HVM guests.
> This also fixes a guest crash via #GP
> on cross-vendor migration.
> 
> Signed-off-by: Christoph Egger <Christoph.Egger@amd.com>

Belongs in the SVM-specific MSR read intercept hook in svm.c?

 -- Keir

^ permalink raw reply	[flat|nested] 3+ messages in thread

* Re: [PATCH] disable C1E for HVM guest
  2009-03-12 15:57 ` Keir Fraser
@ 2009-03-13  6:54   ` Christoph Egger
  0 siblings, 0 replies; 3+ messages in thread
From: Christoph Egger @ 2009-03-13  6:54 UTC (permalink / raw)
  To: Keir Fraser; +Cc: xen-devel@lists.xensource.com

On Thursday 12 March 2009 16:57:11 Keir Fraser wrote:
> On 12/03/2009 15:47, "Christoph Egger" <Christoph.Egger@amd.com> wrote:
> > attached patch disables C1E in HVM guests.

> > This also fixes a guest crash via #GP
> > on cross-vendor migration.

> >
> > Signed-off-by: Christoph Egger <Christoph.Egger@amd.com>
>
> Belongs in the SVM-specific MSR read intercept hook in svm.c?

No, because this MSR doesn't exist on Intel.

-- 
---to satisfy European Law for business letters:
Advanced Micro Devices GmbH
Karl-Hammerschmidt-Str. 34, 85609 Dornach b. Muenchen
Geschaeftsfuehrer: Jochen Polster, Thomas M. McCoy, Giuliano Meroni
Sitz: Dornach, Gemeinde Aschheim, Landkreis Muenchen
Registergericht Muenchen, HRB Nr. 43632

^ permalink raw reply	[flat|nested] 3+ messages in thread

end of thread, other threads:[~2009-03-13  6:54 UTC | newest]

Thread overview: 3+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2009-03-12 15:47 [PATCH] disable C1E for HVM guest Christoph Egger
2009-03-12 15:57 ` Keir Fraser
2009-03-13  6:54   ` Christoph Egger

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.