From: Will Deacon <will.deacon@arm.com>
To: Chanho Park <chanho61.park@samsung.com>
Cc: "linux-samsung-soc@vger.kernel.org"
<linux-samsung-soc@vger.kernel.org>,
"linux@arm.linux.org.uk" <linux@arm.linux.org.uk>,
"sachin.kamat@linaro.org" <sachin.kamat@linaro.org>,
Kyungmin Park <kyungmin.park@samsung.com>,
"kgene.kim@samsung.com" <kgene.kim@samsung.com>,
"linux-arm-kernel@lists.infradead.org"
<linux-arm-kernel@lists.infradead.org>
Subject: Re: [PATCHv2 3/3] ARM: EXYNOS: Enable PMUs for exynos4/5
Date: Fri, 27 Jul 2012 10:02:02 +0100 [thread overview]
Message-ID: <20120727090201.GD559@mudshark.cambridge.arm.com> (raw)
In-Reply-To: <1343376509-5881-4-git-send-email-chanho61.park@samsung.com>
On Fri, Jul 27, 2012 at 09:08:29AM +0100, Chanho Park wrote:
> This patch define irq numbers of ARM performance monitoring unit for exynos4/5.
> The number of CPU cores and PMU irq numbers are vary according to soc types.
> So we need to identify each soc type using soc_is_xxx function and define the
> pmu irqs dynamically. In case of exynos4412, there are 4 cpu cores and pmus.
We have devicetree bindings for the PMU -- why can't you use those instead
of probing the SoC all the time?
Will
WARNING: multiple messages have this Message-ID (diff)
From: will.deacon@arm.com (Will Deacon)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCHv2 3/3] ARM: EXYNOS: Enable PMUs for exynos4/5
Date: Fri, 27 Jul 2012 10:02:02 +0100 [thread overview]
Message-ID: <20120727090201.GD559@mudshark.cambridge.arm.com> (raw)
In-Reply-To: <1343376509-5881-4-git-send-email-chanho61.park@samsung.com>
On Fri, Jul 27, 2012 at 09:08:29AM +0100, Chanho Park wrote:
> This patch define irq numbers of ARM performance monitoring unit for exynos4/5.
> The number of CPU cores and PMU irq numbers are vary according to soc types.
> So we need to identify each soc type using soc_is_xxx function and define the
> pmu irqs dynamically. In case of exynos4412, there are 4 cpu cores and pmus.
We have devicetree bindings for the PMU -- why can't you use those instead
of probing the SoC all the time?
Will
next prev parent reply other threads:[~2012-07-27 9:02 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2012-07-27 8:08 [PATCHv2 0/3] Add support to enable ARM PMU for EXYNOS4/5 Chanho Park
2012-07-27 8:08 ` Chanho Park
2012-07-27 8:08 ` [PATCHv2 1/3] ARM: EXYNOS: Add set_irq_affinity function for combiner_irq Chanho Park
2012-07-27 8:08 ` Chanho Park
2012-07-27 8:08 ` [PATCHv2 2/3] ARM: EXYNOS: Correct combined IRQs for exynos4412 Chanho Park
2012-07-27 8:08 ` Chanho Park
2012-07-27 8:08 ` [PATCHv2 3/3] ARM: EXYNOS: Enable PMUs for exynos4/5 Chanho Park
2012-07-27 8:08 ` Chanho Park
2012-07-27 9:02 ` Will Deacon [this message]
2012-07-27 9:02 ` Will Deacon
2012-07-28 4:26 ` Chanho Park
2012-07-28 4:26 ` Chanho Park
2012-07-28 14:41 ` Will Deacon
2012-07-28 14:41 ` Will Deacon
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20120727090201.GD559@mudshark.cambridge.arm.com \
--to=will.deacon@arm.com \
--cc=chanho61.park@samsung.com \
--cc=kgene.kim@samsung.com \
--cc=kyungmin.park@samsung.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-samsung-soc@vger.kernel.org \
--cc=linux@arm.linux.org.uk \
--cc=sachin.kamat@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.