All of lore.kernel.org
 help / color / mirror / Atom feed
From: Daniel Vetter <daniel@ffwll.ch>
To: Damien Lespiau <damien.lespiau@intel.com>
Cc: Daniel Vetter <daniel.vetter@ffwll.ch>,
	Intel Graphics Development <intel-gfx@lists.freedesktop.org>
Subject: Re: [PATCH 5/9] drm/i915: pnv dpll doesn't use m1!
Date: Wed, 12 Jun 2013 21:28:45 +0200	[thread overview]
Message-ID: <20130612192845.GG22870@phenom.ffwll.local> (raw)
In-Reply-To: <20130611233840.GC11691@strange.amr.corp.intel.com>

On Wed, Jun 12, 2013 at 12:38:40AM +0100, Damien Lespiau wrote:
> On Tue, May 21, 2013 at 09:54:55PM +0200, Daniel Vetter wrote:
> > So don't try to store it in the DPLL_FP register.
> > 
> > Otherwise it looks like the limits for pineview are correct: It has
> > it's own clock computation code, which doesn't use an offset for n
> > divisors, and the register value based m limits look sane enough.
> 
>   - n can vary between 2 and 6, but we declare the 3-6 as limits.
>   - p1 seems to be able to go up to 9
>   - the m upper limit seems a bit big, but the docs are a bit shy on
>     that values for pnv.
> 
> Otherwise, the change itself seems good:

Quoted in the commit message and merged the patch.

> Reviewed-by: Damien Lespiau <damien.lespiau@intel.com>

Thanks for the review, Daniel

> 
> > 
> > v2: Rebase on top of the pineview clock refactor and fixup up the
> > commit message: It's m1 pnv doens't care about, not m2!
> > 
> > Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
> > ---
> >  drivers/gpu/drm/i915/intel_display.c | 2 +-
> >  1 file changed, 1 insertion(+), 1 deletion(-)
> > 
> > diff --git a/drivers/gpu/drm/i915/intel_display.c b/drivers/gpu/drm/i915/intel_display.c
> > index cb54131..520e340 100644
> > --- a/drivers/gpu/drm/i915/intel_display.c
> > +++ b/drivers/gpu/drm/i915/intel_display.c
> > @@ -4300,7 +4300,7 @@ static int i9xx_get_refclk(struct drm_crtc *crtc, int num_connectors)
> >  
> >  static uint32_t pnv_dpll_compute_fp(struct dpll *dpll)
> >  {
> > -	return (1 << dpll->n) << 16 | dpll->m1 << 8 | dpll->m2;
> > +	return (1 << dpll->n) << 16 | dpll->m2;
> >  }
> >  
> >  static uint32_t i9xx_dpll_compute_fp(struct dpll *dpll)
> > -- 
> > 1.7.11.7
> > 
> > _______________________________________________
> > Intel-gfx mailing list
> > Intel-gfx@lists.freedesktop.org
> > http://lists.freedesktop.org/mailman/listinfo/intel-gfx

-- 
Daniel Vetter
Software Engineer, Intel Corporation
+41 (0) 79 365 57 48 - http://blog.ffwll.ch

  reply	other threads:[~2013-06-12 19:28 UTC|newest]

Thread overview: 26+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2013-05-21 19:54 [PATCH 0/9] pll limit fixes and a few other things Daniel Vetter
2013-05-21 19:54 ` [PATCH 1/9] drm/i915: split out intel_pnv_find_best_PLL Daniel Vetter
2013-05-21 19:54 ` [PATCH 2/9] drm/i915: move find_pll callback to dev_priv->display Daniel Vetter
2013-05-21 19:54 ` [PATCH 3/9] drm/i915: fixup i8xx pll limits Daniel Vetter
2013-06-11 22:19   ` Damien Lespiau
2013-05-21 19:54 ` [PATCH 4/9] drm/i915: fixup g4x " Daniel Vetter
2013-06-11 23:07   ` Damien Lespiau
2013-06-12  7:38     ` Ville Syrjälä
2013-06-12  7:39     ` Daniel Vetter
2013-06-12 10:55       ` Damien Lespiau
2013-05-21 19:54 ` [PATCH 5/9] drm/i915: pnv dpll doesn't use m1! Daniel Vetter
2013-06-11 23:38   ` Damien Lespiau
2013-06-12 19:28     ` Daniel Vetter [this message]
2013-05-21 19:54 ` [PATCH 6/9] drm/i915: fix ibx/cpt/ppt dpll limits Daniel Vetter
2013-06-12 12:19   ` Damien Lespiau
2013-05-21 19:54 ` [PATCH 7/9] drm/i915: store adjust dotclock in adjustede_mode->clock Daniel Vetter
2013-05-24 17:35   ` Jesse Barnes
2013-05-28  9:54   ` [PATCH] drm/i915: store adjusted " Daniel Vetter
2013-05-31 19:59     ` [PATCH] drm/i915: store adjusted dotclock in adjusted_mode->clock Daniel Vetter
2013-05-31 21:59       ` Paulo Zanoni
2013-05-31 22:10         ` Paulo Zanoni
2013-05-21 19:54 ` [PATCH 8/9] drm/i915: Drop some no longer required mode/adjusted_mode parameters Daniel Vetter
2013-05-26 15:48   ` [PATCH] " Daniel Vetter
2013-06-12 12:59     ` Damien Lespiau
2013-05-21 19:54 ` [PATCH 9/9] drm/i915: check for strange pfit pipe assignemnt on ivb/hsw Daniel Vetter
2013-06-12 13:03   ` Damien Lespiau

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20130612192845.GG22870@phenom.ffwll.local \
    --to=daniel@ffwll.ch \
    --cc=damien.lespiau@intel.com \
    --cc=daniel.vetter@ffwll.ch \
    --cc=intel-gfx@lists.freedesktop.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.