All of lore.kernel.org
 help / color / mirror / Atom feed
From: Thierry Reding <thierry.reding@gmail.com>
To: Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
Cc: Grant Likely <grant.likely@secretlab.ca>,
	Rob Herring <robherring2@gmail.com>,
	Bjorn Helgaas <bhelgaas@google.com>,
	linux-pci@vger.kernel.org, Russell King <linux@arm.linux.org.uk>,
	Thomas Gleixner <tglx@linutronix.de>,
	Jason Cooper <jason@lakedaemon.net>, Andrew Lunn <andrew@lunn.ch>,
	Gregory Clement <gregory.clement@free-electrons.com>,
	Ezequiel Garcia <ezequiel.garcia@free-electrons.com>,
	linux-arm-kernel@lists.infradead.org,
	Maen Suleiman <maen@marvell.com>,
	Lior Amsalem <alior@marvell.com>
Subject: Re: [PATCHv5 05/11] of: pci: add registry of MSI chips
Date: Mon, 29 Jul 2013 08:54:31 +0200	[thread overview]
Message-ID: <20130729065431.GA1115@manwe> (raw)
In-Reply-To: <20130728162711.32a9a21e@skate>

[-- Attachment #1: Type: text/plain, Size: 3316 bytes --]

On Sun, Jul 28, 2013 at 04:27:11PM +0200, Thomas Petazzoni wrote:
> Dear Grant Likely,
> 
> Thanks for your feedback! Some comments below.
> 
> On Sat, 27 Jul 2013 22:33:10 -0600, Grant Likely wrote:
> 
> > > > Signed-off-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
> > > 
> > > Acked-by: Rob Herring <rob.herring@calxeda.com>
> > 
> > Actually, I'm going to disagree on this one and say NAK. I don't think
> > it is a good idea to create a completely separate registry of msi_chips
> > for binding to dt nodes. I think it would be better to include the
> > msi_chip pointer directly into the irq_domain which has to be there
> > anyway. It then becomes another feature for irq controllers if it can
> > support doing MSI.
> 
> The problem that this patch tries to solve is how can the PCIe driver
> work get a pointer to the msi_chip structure from the DT device node
> pointed to by the 'msi-parent' property. I.e, we have:
> 
> 	interrupt-parent = <&mpic>;
> 
> 	mpic {
> 		reg = <...>;
> 		compatible = "...";
> 		interrupt-controller;
> 		msi-controller;
> 	};
> 
> 	pcie-controller {
> 		msi-parent = <&mpic>;
> 	};
> 
> The 'mpic' driver registers two irq_domains, one for the "normal"
> interrupts, and one for the MSI interrupts. Both irq_domain cannot be
> associated to the same &mpic node, or the irq_domain lookup for
> interrupt-parent and msi-parent is going to be confused.
> 
> In the very first version of this patch set, I was using two separate
> DT device nodes to avoid this problem:
> 
> 	interrupt-parent = <&mpic>;
> 
> 	interrupt-controller {
> 		reg = <...>;
> 		compatible = "...";
> 
> 		mpic {
> 			interrupt-controller;
> 		};
> 
> 		msi {
> 			msi-controller;
> 		};
> 	};
> 
> 	pcie-controller {
> 		msi-parent = <&msi>;
> 	};
> 
> This way, each of the two irq_domain was associated to a distinct DT
> device node, and everything was working fine. But during the review, I
> was pointed by Arnd that it wasn't the proper way of describing the
> interrupt controller, and that there should be only one DT device node
> having both the interrupt-controller and msi-controller roles.
> 
> So what is your suggestion to allow the PCIe controller to retrieve the
> correct irq_domain if we have only one DT node for the IRQ controller
> that registers two irq_domains ?

If I understand correctly, Grant isn't objecting to the introduction of
the lookup function, but rather its implementation. You could add a
pointer to a struct msi_chip within struct irq_domain and then iterate
over all irq_domain instances (see irq_find_host()) and find one which
has the correct device_node pointer and the msi_chip pointer set.

So I think that pretty much boils down to setting the (new) .msi_chip
field of armada_370_xp_msi_domain to the newly allocated MSI chip in
armada_370_xp_msi_init() and modify the lookup function to use the
irq_domain_list instead of the list of of_pci_msi_chip_list(). And a
whole lot of the infrastructure code can go away because it's already
there for irq_domain.

The good thing about it is that it couples the MSI chip more strongly
with its associated IRQ domain. And as a bonus we get to omit the list
and of_node fields from struct msi_chip. =)

Thierry

[-- Attachment #2: Type: application/pgp-signature, Size: 836 bytes --]

WARNING: multiple messages have this Message-ID (diff)
From: thierry.reding@gmail.com (Thierry Reding)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCHv5 05/11] of: pci: add registry of MSI chips
Date: Mon, 29 Jul 2013 08:54:31 +0200	[thread overview]
Message-ID: <20130729065431.GA1115@manwe> (raw)
In-Reply-To: <20130728162711.32a9a21e@skate>

On Sun, Jul 28, 2013 at 04:27:11PM +0200, Thomas Petazzoni wrote:
> Dear Grant Likely,
> 
> Thanks for your feedback! Some comments below.
> 
> On Sat, 27 Jul 2013 22:33:10 -0600, Grant Likely wrote:
> 
> > > > Signed-off-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
> > > 
> > > Acked-by: Rob Herring <rob.herring@calxeda.com>
> > 
> > Actually, I'm going to disagree on this one and say NAK. I don't think
> > it is a good idea to create a completely separate registry of msi_chips
> > for binding to dt nodes. I think it would be better to include the
> > msi_chip pointer directly into the irq_domain which has to be there
> > anyway. It then becomes another feature for irq controllers if it can
> > support doing MSI.
> 
> The problem that this patch tries to solve is how can the PCIe driver
> work get a pointer to the msi_chip structure from the DT device node
> pointed to by the 'msi-parent' property. I.e, we have:
> 
> 	interrupt-parent = <&mpic>;
> 
> 	mpic {
> 		reg = <...>;
> 		compatible = "...";
> 		interrupt-controller;
> 		msi-controller;
> 	};
> 
> 	pcie-controller {
> 		msi-parent = <&mpic>;
> 	};
> 
> The 'mpic' driver registers two irq_domains, one for the "normal"
> interrupts, and one for the MSI interrupts. Both irq_domain cannot be
> associated to the same &mpic node, or the irq_domain lookup for
> interrupt-parent and msi-parent is going to be confused.
> 
> In the very first version of this patch set, I was using two separate
> DT device nodes to avoid this problem:
> 
> 	interrupt-parent = <&mpic>;
> 
> 	interrupt-controller {
> 		reg = <...>;
> 		compatible = "...";
> 
> 		mpic {
> 			interrupt-controller;
> 		};
> 
> 		msi {
> 			msi-controller;
> 		};
> 	};
> 
> 	pcie-controller {
> 		msi-parent = <&msi>;
> 	};
> 
> This way, each of the two irq_domain was associated to a distinct DT
> device node, and everything was working fine. But during the review, I
> was pointed by Arnd that it wasn't the proper way of describing the
> interrupt controller, and that there should be only one DT device node
> having both the interrupt-controller and msi-controller roles.
> 
> So what is your suggestion to allow the PCIe controller to retrieve the
> correct irq_domain if we have only one DT node for the IRQ controller
> that registers two irq_domains ?

If I understand correctly, Grant isn't objecting to the introduction of
the lookup function, but rather its implementation. You could add a
pointer to a struct msi_chip within struct irq_domain and then iterate
over all irq_domain instances (see irq_find_host()) and find one which
has the correct device_node pointer and the msi_chip pointer set.

So I think that pretty much boils down to setting the (new) .msi_chip
field of armada_370_xp_msi_domain to the newly allocated MSI chip in
armada_370_xp_msi_init() and modify the lookup function to use the
irq_domain_list instead of the list of of_pci_msi_chip_list(). And a
whole lot of the infrastructure code can go away because it's already
there for irq_domain.

The good thing about it is that it couples the MSI chip more strongly
with its associated IRQ domain. And as a bonus we get to omit the list
and of_node fields from struct msi_chip. =)

Thierry
-------------- next part --------------
A non-text attachment was scrubbed...
Name: not available
Type: application/pgp-signature
Size: 836 bytes
Desc: not available
URL: <http://lists.infradead.org/pipermail/linux-arm-kernel/attachments/20130729/3994fc92/attachment.sig>

  reply	other threads:[~2013-07-29  6:54 UTC|newest]

Thread overview: 106+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2013-07-15 11:52 [PATCHv5 00/11] MSI support for Marvell EBU PCIe driver Thomas Petazzoni
2013-07-15 11:52 ` Thomas Petazzoni
2013-07-15 11:52 ` [PATCHv5 01/11] irqdomain: add irq_alloc_mapping() function Thomas Petazzoni
2013-07-15 11:52   ` Thomas Petazzoni
2013-07-16  8:31   ` Thomas Petazzoni
2013-07-16  8:31     ` Thomas Petazzoni
2013-07-28  4:11   ` Grant Likely
2013-07-28  4:11     ` Grant Likely
2013-07-15 11:52 ` [PATCHv5 02/11] PCI: use weak functions for MSI arch-specific functions Thomas Petazzoni
2013-07-15 11:52   ` Thomas Petazzoni
2013-07-15 11:52   ` Thomas Petazzoni
2013-07-15 11:52   ` Thomas Petazzoni
2013-07-15 11:52   ` Thomas Petazzoni
2013-07-25 18:37   ` Thierry Reding
2013-07-25 18:37     ` Thierry Reding
2013-07-25 18:37     ` Thierry Reding
2013-07-25 20:27   ` Bjorn Helgaas
2013-07-25 20:27     ` Bjorn Helgaas
2013-07-25 20:27     ` Bjorn Helgaas
2013-07-15 11:52 ` [PATCHv5 03/11] PCI: remove ARCH_SUPPORTS_MSI kconfig option Thomas Petazzoni
2013-07-15 11:52   ` Thomas Petazzoni
2013-07-15 11:52   ` Thomas Petazzoni
2013-07-15 11:52   ` Thomas Petazzoni
2013-07-15 11:52   ` Thomas Petazzoni
2013-07-15 11:52 ` [PATCHv5 04/11] PCI: Introduce new MSI chip infrastructure Thomas Petazzoni
2013-07-15 11:52   ` Thomas Petazzoni
2013-07-25 18:40   ` Thierry Reding
2013-07-25 18:40     ` Thierry Reding
2013-07-25 20:26   ` Bjorn Helgaas
2013-07-25 20:26     ` Bjorn Helgaas
2013-07-15 11:52 ` [PATCHv5 05/11] of: pci: add registry of MSI chips Thomas Petazzoni
2013-07-15 11:52   ` Thomas Petazzoni
2013-07-15 16:12   ` Rob Herring
2013-07-15 16:12     ` Rob Herring
2013-07-28  4:33     ` Grant Likely
2013-07-28  4:33       ` Grant Likely
2013-07-28 14:27       ` Thomas Petazzoni
2013-07-28 14:27         ` Thomas Petazzoni
2013-07-29  6:54         ` Thierry Reding [this message]
2013-07-29  6:54           ` Thierry Reding
2013-07-29 12:26           ` Thomas Petazzoni
2013-07-29 12:26             ` Thomas Petazzoni
2013-07-29 12:58             ` Thierry Reding
2013-07-29 12:58               ` Thierry Reding
2013-07-29 13:04               ` Thomas Petazzoni
2013-07-29 13:04                 ` Thomas Petazzoni
2013-08-01  9:17               ` Thomas Petazzoni
2013-08-01  9:17                 ` Thomas Petazzoni
2013-07-31 15:14             ` Thomas Petazzoni
2013-07-31 15:14               ` Thomas Petazzoni
2013-07-15 11:52 ` [PATCHv5 06/11] irqchip: armada-370-xp: properly request resources Thomas Petazzoni
2013-07-15 11:52   ` Thomas Petazzoni
2013-07-15 11:52 ` [PATCHv5 07/11] irqchip: armada-370-xp: implement MSI support Thomas Petazzoni
2013-07-15 11:52   ` Thomas Petazzoni
2013-07-15 11:52 ` [PATCHv5 08/11] ARM: pci: add ->add_bus() and ->remove_bus() hooks to hw_pci Thomas Petazzoni
2013-07-15 11:52   ` Thomas Petazzoni
2013-07-16  8:29   ` Thomas Petazzoni
2013-07-16  8:29     ` Thomas Petazzoni
2013-07-25 16:53   ` Thierry Reding
2013-07-25 16:53     ` Thierry Reding
2013-08-07  9:13     ` Thomas Petazzoni
2013-08-07  9:13       ` Thomas Petazzoni
2013-08-07 13:37       ` Thierry Reding
2013-08-07 13:37         ` Thierry Reding
2013-08-07 15:06         ` Thomas Petazzoni
2013-08-07 15:06           ` Thomas Petazzoni
2013-07-25 16:57   ` Thierry Reding
2013-07-25 16:57     ` Thierry Reding
2013-07-26  8:13     ` Thomas Petazzoni
2013-07-26  8:13       ` Thomas Petazzoni
2013-07-26 11:49       ` Jason Cooper
2013-07-26 11:49         ` Jason Cooper
2013-07-26 22:46     ` Russell King - ARM Linux
2013-07-26 22:46       ` Russell King - ARM Linux
2013-07-29 12:31       ` Thierry Reding
2013-07-29 12:31         ` Thierry Reding
2013-07-15 11:52 ` [PATCHv5 09/11] ARM: mvebu: the MPIC now provides MSI controller features Thomas Petazzoni
2013-07-15 11:52   ` Thomas Petazzoni
2013-07-15 11:52 ` [PATCHv5 10/11] PCI: mvebu: add support for MSI Thomas Petazzoni
2013-07-15 11:52   ` Thomas Petazzoni
2013-07-15 11:52 ` [PATCHv5 11/11] ARM: mvebu: link PCIe controllers to the MSI controller Thomas Petazzoni
2013-07-15 11:52   ` Thomas Petazzoni
2013-07-15 15:34 ` [PATCHv5 00/11] MSI support for Marvell EBU PCIe driver Stephen Warren
2013-07-15 15:34   ` Stephen Warren
2013-07-15 16:27   ` Thierry Reding
2013-07-15 16:27     ` Thierry Reding
2013-07-16  8:33     ` Thomas Petazzoni
2013-07-16  8:33       ` Thomas Petazzoni
2013-07-16 21:05       ` Thierry Reding
2013-07-16 21:05         ` Thierry Reding
2013-07-16 21:43         ` Thomas Petazzoni
2013-07-16 21:43           ` Thomas Petazzoni
2013-07-23  0:30           ` Bjorn Helgaas
2013-07-23  0:30             ` Bjorn Helgaas
2013-07-15 17:33   ` Jason Cooper
2013-07-15 17:33     ` Jason Cooper
2013-07-16  8:43   ` Thomas Petazzoni
2013-07-16  8:43     ` Thomas Petazzoni
2013-07-16 13:15     ` Jason Cooper
2013-07-16 13:15       ` Jason Cooper
2013-07-16 13:39       ` Thomas Petazzoni
2013-07-16 13:39         ` Thomas Petazzoni
2013-07-25 18:49         ` Thierry Reding
2013-07-25 18:49           ` Thierry Reding
2013-07-25 19:02           ` Jason Cooper
2013-07-25 19:02             ` Jason Cooper

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20130729065431.GA1115@manwe \
    --to=thierry.reding@gmail.com \
    --cc=alior@marvell.com \
    --cc=andrew@lunn.ch \
    --cc=bhelgaas@google.com \
    --cc=ezequiel.garcia@free-electrons.com \
    --cc=grant.likely@secretlab.ca \
    --cc=gregory.clement@free-electrons.com \
    --cc=jason@lakedaemon.net \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-pci@vger.kernel.org \
    --cc=linux@arm.linux.org.uk \
    --cc=maen@marvell.com \
    --cc=robherring2@gmail.com \
    --cc=tglx@linutronix.de \
    --cc=thomas.petazzoni@free-electrons.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.