From: Ezequiel Garcia <ezequiel.garcia@free-electrons.com>
To: Brian Norris <computersforpeace@gmail.com>
Cc: Lior Amsalem <alior@marvell.com>,
devicetree@vger.kernel.org, Jason Cooper <jason@lakedaemon.net>,
Tawfik Bayouk <tawfik@marvell.com>,
linux-doc@vger.kernel.org, Willy Tarreau <w@1wt.eu>,
Huang Shijie <b32955@freescale.com>,
linux-mtd@lists.infradead.org,
Gregory Clement <gregory.clement@free-electrons.com>,
Daniel Mack <zonque@gmail.com>,
Thomas Petazzoni <thomas.petazzoni@free-electrons.com>,
linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v4 06/31] mtd: nand: pxa3xx: Add documentation about the controller
Date: Thu, 14 Nov 2013 16:49:07 -0300 [thread overview]
Message-ID: <20131114194906.GD9912@localhost> (raw)
In-Reply-To: <20131114190004.GP9468@ld-irv-0074.broadcom.com>
On Thu, Nov 14, 2013 at 11:00:04AM -0800, Brian Norris wrote:
> On Thu, Nov 07, 2013 at 12:17:10PM -0300, Ezequiel Garcia wrote:
> > Given there's no public specification to this date, and in order
> > to capture some important details and singularities about the
> > controller let's document them once and for good.
>
> Made a few small tweaks for spelling and such (see the following diff)
> and pushed patches 5 through 14 to l2-mtd.git/next.
>
The below diff looks ok. I had to rework a few patches after the
completion patch rework, and I'm running some tests.
I'll submit the series as soon as the tests are done.
> Thanks,
> Brian
>
> diff --git a/Documentation/mtd/nand/pxa3xx-nand.txt b/Documentation/mtd/nand/pxa3xx-nand.txt
> index 00e601c..840fd41 100644
> --- a/Documentation/mtd/nand/pxa3xx-nand.txt
> +++ b/Documentation/mtd/nand/pxa3xx-nand.txt
> @@ -36,7 +36,7 @@ OOB, one per chunk read.
> So, in order to achieve reading (for instance), we issue several READ0 commands
> (with some additional controller-specific magic) and read two chunks of 2080B
> (2048 data + 32 spare) each.
> -The driver accomodates this data to expose the NAND core a contiguous buffer
> +The driver accommodates this data to expose the NAND core a contiguous buffer
> (4096 data + spare) or (4096 + spare + ECC + spare + ECC).
>
> ECC
> @@ -81,7 +81,7 @@ an *entire* page.
> Factory bad blocks handling
> ===========================
>
> -Given the ECC BCH requires to layout the device's pages in a splitted
> +Given the ECC BCH requires to layout the device's pages in a split
> data/OOB/data/OOB way, the controller has a view of the flash page that's
> different from the specified (aka the manufacturer's) view. In other words,
>
> @@ -109,5 +109,5 @@ disabled by using the NAND_BBT_NO_OOB_BBM option in the driver. The rationale
> for this is that there's no point in marking a block as bad, because good
> blocks are also 'marked as bad' (in the OOB BBM sense) under normal usage.
>
> -Instead, the drive relies in the bad block table alone, and should only perform
> +Instead, the driver relies on the bad block table alone, and should only perform
> the bad block scan on the very first time (when the device hasn't been used).
--
Ezequiel García, Free Electrons
Embedded Linux, Kernel and Android Engineering
http://free-electrons.com
WARNING: multiple messages have this Message-ID (diff)
From: ezequiel.garcia@free-electrons.com (Ezequiel Garcia)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v4 06/31] mtd: nand: pxa3xx: Add documentation about the controller
Date: Thu, 14 Nov 2013 16:49:07 -0300 [thread overview]
Message-ID: <20131114194906.GD9912@localhost> (raw)
In-Reply-To: <20131114190004.GP9468@ld-irv-0074.broadcom.com>
On Thu, Nov 14, 2013 at 11:00:04AM -0800, Brian Norris wrote:
> On Thu, Nov 07, 2013 at 12:17:10PM -0300, Ezequiel Garcia wrote:
> > Given there's no public specification to this date, and in order
> > to capture some important details and singularities about the
> > controller let's document them once and for good.
>
> Made a few small tweaks for spelling and such (see the following diff)
> and pushed patches 5 through 14 to l2-mtd.git/next.
>
The below diff looks ok. I had to rework a few patches after the
completion patch rework, and I'm running some tests.
I'll submit the series as soon as the tests are done.
> Thanks,
> Brian
>
> diff --git a/Documentation/mtd/nand/pxa3xx-nand.txt b/Documentation/mtd/nand/pxa3xx-nand.txt
> index 00e601c..840fd41 100644
> --- a/Documentation/mtd/nand/pxa3xx-nand.txt
> +++ b/Documentation/mtd/nand/pxa3xx-nand.txt
> @@ -36,7 +36,7 @@ OOB, one per chunk read.
> So, in order to achieve reading (for instance), we issue several READ0 commands
> (with some additional controller-specific magic) and read two chunks of 2080B
> (2048 data + 32 spare) each.
> -The driver accomodates this data to expose the NAND core a contiguous buffer
> +The driver accommodates this data to expose the NAND core a contiguous buffer
> (4096 data + spare) or (4096 + spare + ECC + spare + ECC).
>
> ECC
> @@ -81,7 +81,7 @@ an *entire* page.
> Factory bad blocks handling
> ===========================
>
> -Given the ECC BCH requires to layout the device's pages in a splitted
> +Given the ECC BCH requires to layout the device's pages in a split
> data/OOB/data/OOB way, the controller has a view of the flash page that's
> different from the specified (aka the manufacturer's) view. In other words,
>
> @@ -109,5 +109,5 @@ disabled by using the NAND_BBT_NO_OOB_BBM option in the driver. The rationale
> for this is that there's no point in marking a block as bad, because good
> blocks are also 'marked as bad' (in the OOB BBM sense) under normal usage.
>
> -Instead, the drive relies in the bad block table alone, and should only perform
> +Instead, the driver relies on the bad block table alone, and should only perform
> the bad block scan on the very first time (when the device hasn't been used).
--
Ezequiel Garc?a, Free Electrons
Embedded Linux, Kernel and Android Engineering
http://free-electrons.com
WARNING: multiple messages have this Message-ID (diff)
From: Ezequiel Garcia <ezequiel.garcia@free-electrons.com>
To: Brian Norris <computersforpeace@gmail.com>
Cc: linux-mtd@lists.infradead.org,
linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org,
Lior Amsalem <alior@marvell.com>,
Tawfik Bayouk <tawfik@marvell.com>,
Thomas Petazzoni <thomas.petazzoni@free-electrons.com>,
Gregory Clement <gregory.clement@free-electrons.com>,
Huang Shijie <b32955@freescale.com>, Willy Tarreau <w@1wt.eu>,
Daniel Mack <zonque@gmail.com>,
Jason Cooper <jason@lakedaemon.net>,
linux-doc@vger.kernel.org
Subject: Re: [PATCH v4 06/31] mtd: nand: pxa3xx: Add documentation about the controller
Date: Thu, 14 Nov 2013 16:49:07 -0300 [thread overview]
Message-ID: <20131114194906.GD9912@localhost> (raw)
In-Reply-To: <20131114190004.GP9468@ld-irv-0074.broadcom.com>
On Thu, Nov 14, 2013 at 11:00:04AM -0800, Brian Norris wrote:
> On Thu, Nov 07, 2013 at 12:17:10PM -0300, Ezequiel Garcia wrote:
> > Given there's no public specification to this date, and in order
> > to capture some important details and singularities about the
> > controller let's document them once and for good.
>
> Made a few small tweaks for spelling and such (see the following diff)
> and pushed patches 5 through 14 to l2-mtd.git/next.
>
The below diff looks ok. I had to rework a few patches after the
completion patch rework, and I'm running some tests.
I'll submit the series as soon as the tests are done.
> Thanks,
> Brian
>
> diff --git a/Documentation/mtd/nand/pxa3xx-nand.txt b/Documentation/mtd/nand/pxa3xx-nand.txt
> index 00e601c..840fd41 100644
> --- a/Documentation/mtd/nand/pxa3xx-nand.txt
> +++ b/Documentation/mtd/nand/pxa3xx-nand.txt
> @@ -36,7 +36,7 @@ OOB, one per chunk read.
> So, in order to achieve reading (for instance), we issue several READ0 commands
> (with some additional controller-specific magic) and read two chunks of 2080B
> (2048 data + 32 spare) each.
> -The driver accomodates this data to expose the NAND core a contiguous buffer
> +The driver accommodates this data to expose the NAND core a contiguous buffer
> (4096 data + spare) or (4096 + spare + ECC + spare + ECC).
>
> ECC
> @@ -81,7 +81,7 @@ an *entire* page.
> Factory bad blocks handling
> ===========================
>
> -Given the ECC BCH requires to layout the device's pages in a splitted
> +Given the ECC BCH requires to layout the device's pages in a split
> data/OOB/data/OOB way, the controller has a view of the flash page that's
> different from the specified (aka the manufacturer's) view. In other words,
>
> @@ -109,5 +109,5 @@ disabled by using the NAND_BBT_NO_OOB_BBM option in the driver. The rationale
> for this is that there's no point in marking a block as bad, because good
> blocks are also 'marked as bad' (in the OOB BBM sense) under normal usage.
>
> -Instead, the drive relies in the bad block table alone, and should only perform
> +Instead, the driver relies on the bad block table alone, and should only perform
> the bad block scan on the very first time (when the device hasn't been used).
--
Ezequiel García, Free Electrons
Embedded Linux, Kernel and Android Engineering
http://free-electrons.com
next prev parent reply other threads:[~2013-11-14 19:49 UTC|newest]
Thread overview: 137+ messages / expand[flat|nested] mbox.gz Atom feed top
2013-11-07 15:17 [PATCH v4 00/31] Armada 370/XP NAND support Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` [PATCH v4 01/31] clk: mvebu: Add Core Divider clock Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` [PATCH v4 02/31] ARM: mvebu: Add Core Divider clock device-tree binding Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` [PATCH v4 03/31] ARM: mvebu: Add a 2 GHz fixed-clock Armada 370/XP Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` [PATCH v4 04/31] ARM: mvebu: Add the core-divider clock to " Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` [PATCH v4 05/31] mtd: nand: pxa3xx: devicetree binding update Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:32 ` Jason Cooper
2013-11-07 15:32 ` Jason Cooper
2013-11-07 16:41 ` Ezequiel Garcia
2013-11-07 16:41 ` Ezequiel Garcia
2013-11-07 16:41 ` Ezequiel Garcia
2013-11-07 17:54 ` Jason Cooper
2013-11-07 17:54 ` Jason Cooper
2013-11-07 17:54 ` Jason Cooper
2013-11-07 15:17 ` [PATCH v4 06/31] mtd: nand: pxa3xx: Add documentation about the controller Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-14 19:00 ` Brian Norris
2013-11-14 19:00 ` Brian Norris
2013-11-14 19:00 ` Brian Norris
2013-11-14 19:49 ` Ezequiel Garcia [this message]
2013-11-14 19:49 ` Ezequiel Garcia
2013-11-14 19:49 ` Ezequiel Garcia
2013-11-07 15:17 ` [PATCH v4 07/31] mtd: nand: pxa3xx: Make config menu show supported platforms Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` [PATCH v4 08/31] mtd: nand: pxa3xx: Prevent sub-page writes Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` [PATCH v4 09/31] mtd: nand: pxa3xx: read_page() returns max_bitflips Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` [PATCH v4 10/31] mtd: nand: pxa3xx: Early variant detection Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` [PATCH v4 11/31] mtd: nand: pxa3xx: Use chip->cmdfunc instead of the internal Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` [PATCH v4 12/31] mtd: nand: pxa3xx: Split FIFO size from to-be-read FIFO count Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` [PATCH v4 13/31] mtd: nand: pxa3xx: Replace host->page_size by mtd->writesize Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` [PATCH v4 14/31] mtd: nand: pxa3xx: Add a nice comment to pxa3xx_set_datasize() Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` [PATCH v4 15/31] mtd: nand: pxa3xx: Use a completion to signal device ready Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-14 18:39 ` Brian Norris
2013-11-14 18:39 ` Brian Norris
2013-11-14 18:39 ` Brian Norris
2013-11-14 18:53 ` Ezequiel Garcia
2013-11-14 18:53 ` Ezequiel Garcia
2013-11-14 18:53 ` Ezequiel Garcia
2013-11-07 15:17 ` [PATCH v4 16/31] mtd: nand: pxa3xx: Use waitfunc() to wait for the device to be ready Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` [PATCH v4 17/31] mtd: nand: pxa3xx: Add bad block handling Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` [PATCH v4 18/31] mtd: nand: pxa3xx: Add driver-specific ECC BCH support Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` [PATCH v4 19/31] mtd: nand: pxa3xx: Clear cmd buffer #3 (NDCB3) on command start Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` [PATCH v4 20/31] mtd: nand: pxa3xx: Add helper function to set page address Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` [PATCH v4 21/31] mtd: nand: pxa3xx: Remove READ0 switch/case falltrough Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` [PATCH v4 22/31] mtd: nand: pxa3xx: Split prepare_command_pool() in two stages Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` [PATCH v4 23/31] mtd: nand: pxa3xx: Move the data buffer clean to prepare_start_command() Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` [PATCH v4 24/31] mtd: nand: pxa3xx: Fix SEQIN column address set Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` [PATCH v4 25/31] mtd: nand: pxa3xx: Add a read/write buffers markers Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` [PATCH v4 26/31] mtd: nand: pxa3xx: Introduce multiple page I/O support Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 23:45 ` Ezequiel Garcia
2013-11-07 23:45 ` Ezequiel Garcia
2013-11-07 23:45 ` Ezequiel Garcia
2013-11-08 0:46 ` Brian Norris
2013-11-08 0:46 ` Brian Norris
2013-11-08 0:46 ` Brian Norris
2013-11-08 3:21 ` Ezequiel Garcia
2013-11-08 3:21 ` Ezequiel Garcia
2013-11-08 3:21 ` Ezequiel Garcia
2013-11-14 15:40 ` Ezequiel Garcia
2013-11-14 15:40 ` Ezequiel Garcia
2013-11-14 15:40 ` Ezequiel Garcia
2013-11-07 15:17 ` [PATCH v4 27/31] mtd: nand: pxa3xx: Add multiple chunk write support Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` [PATCH v4 28/31] mtd: nand: pxa3xx: Add ECC BCH correctable errors detection Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` [PATCH v4 29/31] ARM: mvebu: Add support for NAND controller in Armada 370/XP Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-24 3:42 ` Jason Cooper
2013-11-24 3:42 ` Jason Cooper
2013-11-24 3:42 ` Jason Cooper
2013-11-07 15:17 ` [PATCH v4 30/31] ARM: mvebu: Enable NAND controller in Armada XP GP board Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` [PATCH v4 31/31] ARM: mvebu: Enable NAND controller in Armada 370 Mirabox Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 15:17 ` Ezequiel Garcia
2013-11-07 23:28 ` [PATCH v4 00/31] Armada 370/XP NAND support Ezequiel Garcia
2013-11-07 23:28 ` Ezequiel Garcia
2013-11-07 23:28 ` Ezequiel Garcia
2013-11-10 23:24 ` Ezequiel Garcia
2013-11-10 23:24 ` Ezequiel Garcia
2013-11-10 23:24 ` Ezequiel Garcia
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20131114194906.GD9912@localhost \
--to=ezequiel.garcia@free-electrons.com \
--cc=alior@marvell.com \
--cc=b32955@freescale.com \
--cc=computersforpeace@gmail.com \
--cc=devicetree@vger.kernel.org \
--cc=gregory.clement@free-electrons.com \
--cc=jason@lakedaemon.net \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-doc@vger.kernel.org \
--cc=linux-mtd@lists.infradead.org \
--cc=tawfik@marvell.com \
--cc=thomas.petazzoni@free-electrons.com \
--cc=w@1wt.eu \
--cc=zonque@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.