All of lore.kernel.org
 help / color / mirror / Atom feed
From: catalin.marinas@arm.com (Catalin Marinas)
To: linux-arm-kernel@lists.infradead.org
Subject: [GIT PULL] arm64 fixes for 3.13-rc
Date: Fri, 29 Nov 2013 17:31:17 +0000	[thread overview]
Message-ID: <20131129173112.GA16546@arm.com> (raw)

Hi Linus,

Please pull the arm64 fixes below. Thanks.

The following changes since commit 6ce4eac1f600b34f2f7f58f9cd8f0503d79e42ae:

  Linux 3.13-rc1 (2013-11-22 11:30:55 -0800)

are available in the git repository at:

  git://git.kernel.org/pub/scm/linux/kernel/git/cmarinas/linux-aarch64.git tags/arm64-stable

for you to fetch changes up to 3676f9ef5481d614f8c5c857f5319755be248268:

  arm64: Move PTE_PROT_NONE higher up (2013-11-29 15:22:59 +0000)

----------------------------------------------------------------
Fixes:
- Remove preempt_count modifications in the arm64 IRQ handling code
  since that's already dealt with in generic irq_enter/irq_exit
- PTE_PROT_NONE bit moved higher up to avoid overlapping with the
  hardware bits (for PROT_NONE mappings which are pte_present)
- Big-endian fixes for ptrace support
- Asynchronous aborts unmasking while in the kernel
- pgprot_writecombine() change to create Normal NonCacheable memory
  rather than Device GRE

----------------------------------------------------------------
Catalin Marinas (4):
      arm64: dts: Reserve the memory used for secondary CPU release address
      arm64: Unmask asynchronous aborts when in kernel mode
      arm64: Use Normal NonCacheable memory for writecombine
      arm64: Move PTE_PROT_NONE higher up

Marc Zyngier (1):
      arm64: let the core code deal with preempt_count

Matthew Leach (2):
      arm64: ptrace: fix compat registes get/set to be endian clean
      arm64: debug: make aarch32 bkpt checking endian clean

 arch/arm64/boot/dts/foundation-v8.dts |  2 ++
 arch/arm64/include/asm/irqflags.h     |  3 +++
 arch/arm64/include/asm/pgtable.h      | 33 ++++++++++++++++-------------
 arch/arm64/kernel/debug-monitors.c    | 20 +++++++++++-------
 arch/arm64/kernel/entry.S             | 29 ++++++-------------------
 arch/arm64/kernel/ptrace.c            | 40 +++++++++++++++++------------------
 arch/arm64/kernel/setup.c             |  5 +++++
 arch/arm64/kernel/smp.c               |  1 +
 8 files changed, 67 insertions(+), 66 deletions(-)

-- 
Catalin

WARNING: multiple messages have this Message-ID (diff)
From: Catalin Marinas <catalin.marinas@arm.com>
To: Linus Torvalds <torvalds@linux-foundation.org>
Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org
Subject: [GIT PULL] arm64 fixes for 3.13-rc
Date: Fri, 29 Nov 2013 17:31:17 +0000	[thread overview]
Message-ID: <20131129173112.GA16546@arm.com> (raw)

Hi Linus,

Please pull the arm64 fixes below. Thanks.

The following changes since commit 6ce4eac1f600b34f2f7f58f9cd8f0503d79e42ae:

  Linux 3.13-rc1 (2013-11-22 11:30:55 -0800)

are available in the git repository at:

  git://git.kernel.org/pub/scm/linux/kernel/git/cmarinas/linux-aarch64.git tags/arm64-stable

for you to fetch changes up to 3676f9ef5481d614f8c5c857f5319755be248268:

  arm64: Move PTE_PROT_NONE higher up (2013-11-29 15:22:59 +0000)

----------------------------------------------------------------
Fixes:
- Remove preempt_count modifications in the arm64 IRQ handling code
  since that's already dealt with in generic irq_enter/irq_exit
- PTE_PROT_NONE bit moved higher up to avoid overlapping with the
  hardware bits (for PROT_NONE mappings which are pte_present)
- Big-endian fixes for ptrace support
- Asynchronous aborts unmasking while in the kernel
- pgprot_writecombine() change to create Normal NonCacheable memory
  rather than Device GRE

----------------------------------------------------------------
Catalin Marinas (4):
      arm64: dts: Reserve the memory used for secondary CPU release address
      arm64: Unmask asynchronous aborts when in kernel mode
      arm64: Use Normal NonCacheable memory for writecombine
      arm64: Move PTE_PROT_NONE higher up

Marc Zyngier (1):
      arm64: let the core code deal with preempt_count

Matthew Leach (2):
      arm64: ptrace: fix compat registes get/set to be endian clean
      arm64: debug: make aarch32 bkpt checking endian clean

 arch/arm64/boot/dts/foundation-v8.dts |  2 ++
 arch/arm64/include/asm/irqflags.h     |  3 +++
 arch/arm64/include/asm/pgtable.h      | 33 ++++++++++++++++-------------
 arch/arm64/kernel/debug-monitors.c    | 20 +++++++++++-------
 arch/arm64/kernel/entry.S             | 29 ++++++-------------------
 arch/arm64/kernel/ptrace.c            | 40 +++++++++++++++++------------------
 arch/arm64/kernel/setup.c             |  5 +++++
 arch/arm64/kernel/smp.c               |  1 +
 8 files changed, 67 insertions(+), 66 deletions(-)

-- 
Catalin

             reply	other threads:[~2013-11-29 17:31 UTC|newest]

Thread overview: 2+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2013-11-29 17:31 Catalin Marinas [this message]
2013-11-29 17:31 ` [GIT PULL] arm64 fixes for 3.13-rc Catalin Marinas

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20131129173112.GA16546@arm.com \
    --to=catalin.marinas@arm.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.