From: maxime.ripard@free-electrons.com (Maxime Ripard)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v6 0/3] ARM: sun7i/sun6i: irqchip: Irqchip driver for NMI controller
Date: Wed, 19 Mar 2014 13:32:41 +0100 [thread overview]
Message-ID: <20140319123241.GI27873@lukather> (raw)
In-Reply-To: <alpine.DEB.2.02.1403191213240.18573@ionos.tec.linutronix.de>
On Wed, Mar 19, 2014 at 12:13:56PM +0100, Thomas Gleixner wrote:
> On Sat, 15 Mar 2014, Carlo Caione wrote:
>
> > Allwinner A20/A31 SoCs have a special interrupt controller for managing NMI.
> > Three register are present to (un)mask, control and acknowledge NMI.
> > These two patches add a new irqchip driver in cascade with GIC.
>
> If I get an ack for the DT parts, I'll pick it up.
I had some comments on it, so Carlo will probably resubmit it.
--
Maxime Ripard, Free Electrons
Embedded Linux, Kernel and Android engineering
http://free-electrons.com
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 836 bytes
Desc: Digital signature
URL: <http://lists.infradead.org/pipermail/linux-arm-kernel/attachments/20140319/6d47e5e7/attachment.sig>
WARNING: multiple messages have this Message-ID (diff)
From: Maxime Ripard <maxime.ripard-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>
To: Thomas Gleixner <tglx-hfZtesqFncYOwBW4kG4KsQ@public.gmane.org>
Cc: Carlo Caione <carlo-KA+7E9HrN00dnm+yROfE0A@public.gmane.org>,
linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org,
linux-sunxi-/JYPxA39Uh5TLH3MbocFFw@public.gmane.org,
mark.rutland-5wv7dgnIgG8@public.gmane.org,
hdegoede-H+wXaHxf7aLQT0dZR+AlfA@public.gmane.org,
devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
Subject: Re: [PATCH v6 0/3] ARM: sun7i/sun6i: irqchip: Irqchip driver for NMI controller
Date: Wed, 19 Mar 2014 13:32:41 +0100 [thread overview]
Message-ID: <20140319123241.GI27873@lukather> (raw)
In-Reply-To: <alpine.DEB.2.02.1403191213240.18573-3cz04HxQygjZikZi3RtOZ1XZhhPuCNm+@public.gmane.org>
[-- Attachment #1: Type: text/plain, Size: 576 bytes --]
On Wed, Mar 19, 2014 at 12:13:56PM +0100, Thomas Gleixner wrote:
> On Sat, 15 Mar 2014, Carlo Caione wrote:
>
> > Allwinner A20/A31 SoCs have a special interrupt controller for managing NMI.
> > Three register are present to (un)mask, control and acknowledge NMI.
> > These two patches add a new irqchip driver in cascade with GIC.
>
> If I get an ack for the DT parts, I'll pick it up.
I had some comments on it, so Carlo will probably resubmit it.
--
Maxime Ripard, Free Electrons
Embedded Linux, Kernel and Android engineering
http://free-electrons.com
[-- Attachment #2: Digital signature --]
[-- Type: application/pgp-signature, Size: 836 bytes --]
next prev parent reply other threads:[~2014-03-19 12:32 UTC|newest]
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-03-15 13:40 [PATCH v6 0/3] ARM: sun7i/sun6i: irqchip: Irqchip driver for NMI controller Carlo Caione
2014-03-15 13:40 ` Carlo Caione
2014-03-15 13:40 ` [PATCH v6 1/3] ARM: sun7i/sun6i: irqchip: Add irqchip " Carlo Caione
2014-03-15 13:40 ` Carlo Caione
2014-03-15 13:41 ` [PATCH v6 2/3] ARM: sun7i/sun6i: dts: Add NMI irqchip support Carlo Caione
2014-03-15 13:41 ` Carlo Caione
2014-03-17 13:30 ` Maxime Ripard
2014-03-17 13:30 ` Maxime Ripard
2014-03-17 14:13 ` [linux-sunxi] " Carlo Caione
2014-03-17 14:13 ` Carlo Caione
2014-03-15 13:41 ` [PATCH v6 3/3] ARM: sun7i/sun6i: irqchip: Update the documentation Carlo Caione
2014-03-15 13:41 ` Carlo Caione
2014-03-19 11:13 ` [PATCH v6 0/3] ARM: sun7i/sun6i: irqchip: Irqchip driver for NMI controller Thomas Gleixner
2014-03-19 11:13 ` Thomas Gleixner
2014-03-19 12:32 ` Maxime Ripard [this message]
2014-03-19 12:32 ` Maxime Ripard
2014-03-19 12:41 ` Thomas Gleixner
2014-03-19 12:41 ` Thomas Gleixner
2014-03-19 12:49 ` Carlo Caione
2014-03-19 12:49 ` Carlo Caione
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20140319123241.GI27873@lukather \
--to=maxime.ripard@free-electrons.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.