All of lore.kernel.org
 help / color / mirror / Atom feed
From: Ben Widawsky <ben@bwidawsk.net>
To: Ben Widawsky <benjamin.widawsky@intel.com>
Cc: intel-gfx@lists.freedesktop.org
Subject: Re: [PATCH] BDW swizzling
Date: Thu, 10 Apr 2014 23:39:51 -0700	[thread overview]
Message-ID: <20140411063950.GF7387@bwidawsk.net> (raw)
In-Reply-To: <20140410225035.GA3527@intel.com>

On Thu, Apr 10, 2014 at 03:50:35PM -0700, Ben Widawsky wrote:
> On Thu, Apr 10, 2014 at 06:51:50PM +0100, Damien Lespiau wrote:
[snip]

> > 
> > Do you know if you have a configuration where we try to swizzle? If yes
> > and tests/gem_tiled_pread is passing that would give us a nice bit of
> > information. (which of course can be tried by the next person with time
> > to do so).
> > 
> 
> If you get it wrong, it looks really obvious. Swizzling is *supposed* to
> be one of those transparent things (I thought). What follows can be
> entirely wrong, it's mostly from memory and a brief conversation with
> Art.
> 
> There are 3 places that care about swizzling:
> 1. The memory/DRAM controller
> 2. The displayer interface to memory
> 3. The GAM arbiter (generic interface to memory)
> 
> It may or may not be talking about the same type of swizzling (bit) in
> all cases. The important thing, and what I have observed, is that the
> GAM and DE match on how things are swizzled. Otherwise we render/blit to
> a surface and it gets [de]swizzled when it's displayed. I never measured
> performance for setting both to 0, instead of 1.
> 
> The part that's confused me has always been why we are supposed to
> program it based on #1. The way the DRAM controller decides to lay out
> the physical rows/banks etc. shouldn't matter as long as everyone goes
> through the same DRAM controller. It should just be transparent linear
> RAM. In other words, the comment about how we need to program the
> swizzle based on the DRAM controller never quite made sense to me. It's
> also possible if you enable one, you shouldn't/should enable another
> since compounding swizzling may be self-defeating. Dunno - so maybe your
> patch helps, maybe it hurts.
> 
> Art suggested that the swizzling in GAM and DE predate the DRAM
> swizzler.

My bad. I just read the actual patch's commit message. Seems like you
knew all this already. Feel free to ignore me. I'll try to read both
before responding, next time.

-- 
Ben Widawsky, Intel Open Source Technology Center

      parent reply	other threads:[~2014-04-11  6:39 UTC|newest]

Thread overview: 11+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2014-04-10 16:24 [PATCH] BDW swizzling Damien Lespiau
2014-04-10 16:24 ` [PATCH] drm/i915/bdw: BDW swizzling in done by the memory controller Damien Lespiau
2014-04-11  9:09   ` Daniel Vetter
2014-04-11  9:17     ` Chris Wilson
2014-04-11 11:10     ` Damien Lespiau
2014-04-11 11:34       ` Daniel Vetter
2014-04-10 17:32 ` [PATCH] BDW swizzling Ben Widawsky
2014-04-10 17:51   ` Damien Lespiau
2014-04-10 22:50     ` Ben Widawsky
2014-04-11  5:58       ` Chris Wilson
2014-04-11  6:39       ` Ben Widawsky [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20140411063950.GF7387@bwidawsk.net \
    --to=ben@bwidawsk.net \
    --cc=benjamin.widawsky@intel.com \
    --cc=intel-gfx@lists.freedesktop.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.