From: christoffer.dall@linaro.org (Christoffer Dall)
To: linux-arm-kernel@lists.infradead.org
Subject: [RFC PATCH 0/6] ARM64: KVM: PMU infrastructure support
Date: Fri, 7 Nov 2014 21:23:46 +0100 [thread overview]
Message-ID: <20141107202346.GI22848@cbox> (raw)
In-Reply-To: <1407230655-28864-1-git-send-email-anup.patel@linaro.org>
Hi Anup,
What are your plans in terms of follow-up on this one?
Should we review these patches and reply to anup _at_ brainfaul.org or
are you looking for someone else to pick them up?
Thanks,
-Christoffer
On Tue, Aug 05, 2014 at 02:54:09PM +0530, Anup Patel wrote:
> This patchset enables PMU virtualization in KVM ARM64. The
> Guest can now directly use PMU available on the host HW.
>
> The virtual PMU IRQ injection for Guest VCPUs is managed by
> small piece of code shared between KVM ARM and KVM ARM64. The
> virtual PMU IRQ number will be based on Guest machine model and
> user space will provide it using set device address vm ioctl.
>
> The second last patch of this series implements full context
> switch of PMU registers which will context switch all PMU
> registers on every KVM world-switch.
>
> The last patch implements a lazy context switch of PMU registers
> which is very similar to lazy debug context switch.
> (Refer, http://lists.infradead.org/pipermail/linux-arm-kernel/2014-July/271040.html)
>
> Also, we reserve last PMU event counter for EL2 mode which
> will not be accessible from Host and Guest EL1 mode. This
> reserved EL2 mode PMU event counter can be used for profiling
> KVM world-switch and other EL2 mode functions.
>
> All testing have been done using KVMTOOL on X-Gene Mustang and
> Foundation v8 Model for both Aarch32 and Aarch64 guest.
>
> Anup Patel (6):
> ARM64: Move PMU register related defines to asm/pmu.h
> ARM64: perf: Re-enable overflow interrupt from interrupt handler
> ARM: perf: Re-enable overflow interrupt from interrupt handler
> ARM/ARM64: KVM: Add common code PMU IRQ routing
> ARM64: KVM: Implement full context switch of PMU registers
> ARM64: KVM: Upgrade to lazy context switch of PMU registers
>
> arch/arm/include/asm/kvm_host.h | 9 +
> arch/arm/include/uapi/asm/kvm.h | 1 +
> arch/arm/kernel/perf_event_v7.c | 8 +
> arch/arm/kvm/arm.c | 6 +
> arch/arm/kvm/reset.c | 4 +
> arch/arm64/include/asm/kvm_asm.h | 39 +++-
> arch/arm64/include/asm/kvm_host.h | 12 ++
> arch/arm64/include/asm/pmu.h | 44 +++++
> arch/arm64/include/uapi/asm/kvm.h | 1 +
> arch/arm64/kernel/asm-offsets.c | 2 +
> arch/arm64/kernel/perf_event.c | 40 +---
> arch/arm64/kvm/Kconfig | 7 +
> arch/arm64/kvm/Makefile | 1 +
> arch/arm64/kvm/hyp-init.S | 15 ++
> arch/arm64/kvm/hyp.S | 209 +++++++++++++++++++-
> arch/arm64/kvm/reset.c | 4 +
> arch/arm64/kvm/sys_regs.c | 385 +++++++++++++++++++++++++++++++++----
> include/kvm/arm_pmu.h | 52 +++++
> virt/kvm/arm/pmu.c | 105 ++++++++++
> 19 files changed, 870 insertions(+), 74 deletions(-)
> create mode 100644 include/kvm/arm_pmu.h
> create mode 100644 virt/kvm/arm/pmu.c
>
> --
> 1.7.9.5
>
WARNING: multiple messages have this Message-ID (diff)
From: Christoffer Dall <christoffer.dall@linaro.org>
To: Anup Patel <anup.patel@linaro.org>
Cc: kvmarm@lists.cs.columbia.edu,
linux-arm-kernel@lists.infradead.org, kvm@vger.kernel.org,
patches@apm.com, marc.zyngier@arm.com, will.deacon@arm.com,
ian.campbell@citrix.com, pranavkumar@linaro.org
Subject: Re: [RFC PATCH 0/6] ARM64: KVM: PMU infrastructure support
Date: Fri, 7 Nov 2014 21:23:46 +0100 [thread overview]
Message-ID: <20141107202346.GI22848@cbox> (raw)
In-Reply-To: <1407230655-28864-1-git-send-email-anup.patel@linaro.org>
Hi Anup,
What are your plans in terms of follow-up on this one?
Should we review these patches and reply to anup _at_ brainfaul.org or
are you looking for someone else to pick them up?
Thanks,
-Christoffer
On Tue, Aug 05, 2014 at 02:54:09PM +0530, Anup Patel wrote:
> This patchset enables PMU virtualization in KVM ARM64. The
> Guest can now directly use PMU available on the host HW.
>
> The virtual PMU IRQ injection for Guest VCPUs is managed by
> small piece of code shared between KVM ARM and KVM ARM64. The
> virtual PMU IRQ number will be based on Guest machine model and
> user space will provide it using set device address vm ioctl.
>
> The second last patch of this series implements full context
> switch of PMU registers which will context switch all PMU
> registers on every KVM world-switch.
>
> The last patch implements a lazy context switch of PMU registers
> which is very similar to lazy debug context switch.
> (Refer, http://lists.infradead.org/pipermail/linux-arm-kernel/2014-July/271040.html)
>
> Also, we reserve last PMU event counter for EL2 mode which
> will not be accessible from Host and Guest EL1 mode. This
> reserved EL2 mode PMU event counter can be used for profiling
> KVM world-switch and other EL2 mode functions.
>
> All testing have been done using KVMTOOL on X-Gene Mustang and
> Foundation v8 Model for both Aarch32 and Aarch64 guest.
>
> Anup Patel (6):
> ARM64: Move PMU register related defines to asm/pmu.h
> ARM64: perf: Re-enable overflow interrupt from interrupt handler
> ARM: perf: Re-enable overflow interrupt from interrupt handler
> ARM/ARM64: KVM: Add common code PMU IRQ routing
> ARM64: KVM: Implement full context switch of PMU registers
> ARM64: KVM: Upgrade to lazy context switch of PMU registers
>
> arch/arm/include/asm/kvm_host.h | 9 +
> arch/arm/include/uapi/asm/kvm.h | 1 +
> arch/arm/kernel/perf_event_v7.c | 8 +
> arch/arm/kvm/arm.c | 6 +
> arch/arm/kvm/reset.c | 4 +
> arch/arm64/include/asm/kvm_asm.h | 39 +++-
> arch/arm64/include/asm/kvm_host.h | 12 ++
> arch/arm64/include/asm/pmu.h | 44 +++++
> arch/arm64/include/uapi/asm/kvm.h | 1 +
> arch/arm64/kernel/asm-offsets.c | 2 +
> arch/arm64/kernel/perf_event.c | 40 +---
> arch/arm64/kvm/Kconfig | 7 +
> arch/arm64/kvm/Makefile | 1 +
> arch/arm64/kvm/hyp-init.S | 15 ++
> arch/arm64/kvm/hyp.S | 209 +++++++++++++++++++-
> arch/arm64/kvm/reset.c | 4 +
> arch/arm64/kvm/sys_regs.c | 385 +++++++++++++++++++++++++++++++++----
> include/kvm/arm_pmu.h | 52 +++++
> virt/kvm/arm/pmu.c | 105 ++++++++++
> 19 files changed, 870 insertions(+), 74 deletions(-)
> create mode 100644 include/kvm/arm_pmu.h
> create mode 100644 virt/kvm/arm/pmu.c
>
> --
> 1.7.9.5
>
next prev parent reply other threads:[~2014-11-07 20:23 UTC|newest]
Thread overview: 78+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-08-05 9:24 [RFC PATCH 0/6] ARM64: KVM: PMU infrastructure support Anup Patel
2014-08-05 9:24 ` Anup Patel
2014-08-05 9:24 ` [RFC PATCH 1/6] ARM64: Move PMU register related defines to asm/pmu.h Anup Patel
2014-08-05 9:24 ` Anup Patel
2014-08-05 9:24 ` [RFC PATCH 2/6] ARM64: perf: Re-enable overflow interrupt from interrupt handler Anup Patel
2014-08-05 9:24 ` Anup Patel
2014-08-06 14:24 ` Will Deacon
2014-08-06 14:24 ` Will Deacon
2014-08-07 9:03 ` Anup Patel
2014-08-07 9:03 ` Anup Patel
2014-08-07 9:06 ` Will Deacon
2014-08-07 9:06 ` Will Deacon
2014-08-05 9:24 ` [RFC PATCH 3/6] ARM: " Anup Patel
2014-08-05 9:24 ` Anup Patel
2014-08-05 9:24 ` [RFC PATCH 4/6] ARM/ARM64: KVM: Add common code PMU IRQ routing Anup Patel
2014-08-05 9:24 ` Anup Patel
2014-08-05 9:24 ` [RFC PATCH 5/6] ARM64: KVM: Implement full context switch of PMU registers Anup Patel
2014-08-05 9:24 ` Anup Patel
2014-08-05 9:24 ` [RFC PATCH 6/6] ARM64: KVM: Upgrade to lazy " Anup Patel
2014-08-05 9:24 ` Anup Patel
2014-08-05 9:32 ` [RFC PATCH 0/6] ARM64: KVM: PMU infrastructure support Anup Patel
2014-08-05 9:32 ` Anup Patel
2014-08-05 9:35 ` Anup Patel
2014-08-05 9:35 ` Anup Patel
2014-11-07 20:23 ` Christoffer Dall [this message]
2014-11-07 20:23 ` Christoffer Dall
2014-11-07 20:25 ` Christoffer Dall
2014-11-07 20:25 ` Christoffer Dall
2014-11-08 9:36 ` Anup Patel
2014-11-08 9:36 ` Anup Patel
2014-11-08 12:39 ` Christoffer Dall
2014-11-08 12:39 ` Christoffer Dall
2014-11-11 9:18 ` Anup Patel
2014-11-11 9:18 ` Anup Patel
2014-11-18 3:24 ` Anup Patel
2014-11-18 3:24 ` Anup Patel
2014-11-19 15:29 ` Christoffer Dall
2014-11-19 15:29 ` Christoffer Dall
2014-11-20 14:47 ` Anup Patel
2014-11-20 14:47 ` Anup Patel
2014-11-21 9:59 ` Christoffer Dall
2014-11-21 9:59 ` Christoffer Dall
2014-11-21 10:36 ` Anup Patel
2014-11-21 10:36 ` Anup Patel
2014-11-21 11:49 ` Christoffer Dall
2014-11-21 11:49 ` Christoffer Dall
2014-11-24 8:44 ` Anup Patel
2014-11-24 8:44 ` Anup Patel
2014-11-24 14:37 ` Christoffer Dall
2014-11-24 14:37 ` Christoffer Dall
2014-11-25 12:47 ` Anup Patel
2014-11-25 12:47 ` Anup Patel
2014-11-25 13:42 ` Christoffer Dall
2014-11-25 13:42 ` Christoffer Dall
2014-11-27 10:22 ` Anup Patel
2014-11-27 10:22 ` Anup Patel
2014-11-27 10:40 ` Marc Zyngier
2014-11-27 10:40 ` Marc Zyngier
2014-11-27 10:54 ` Anup Patel
2014-11-27 10:54 ` Anup Patel
2014-11-27 11:06 ` Marc Zyngier
2014-11-27 11:06 ` Marc Zyngier
2014-12-30 5:49 ` Anup Patel
2014-12-30 5:49 ` Anup Patel
2015-01-08 4:02 ` Anup Patel
2015-01-08 4:02 ` Anup Patel
2015-01-11 19:11 ` Christoffer Dall
2015-01-11 19:11 ` Christoffer Dall
2015-01-12 4:19 ` Anup Patel
2015-01-12 4:19 ` Anup Patel
2015-02-15 15:33 ` Christoffer Dall
2015-02-15 15:33 ` Christoffer Dall
2015-02-16 12:16 ` Anup Patel
2015-02-16 12:16 ` Anup Patel
2015-02-16 12:23 ` Christoffer Dall
2015-02-16 12:23 ` Christoffer Dall
2015-01-14 4:28 ` Anup Patel
2015-01-14 4:28 ` Anup Patel
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20141107202346.GI22848@cbox \
--to=christoffer.dall@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.