From: Daniel Vetter <daniel@ffwll.ch>
To: Gaurav K Singh <gaurav.k.singh@intel.com>
Cc: Shobhit Kumar <shobhit.kumar@intel.com>,
intel-gfx <intel-gfx@lists.freedesktop.org>
Subject: Re: [PATCH 2/4] drm/i915: Changes related to the sequence port no for
Date: Wed, 10 Dec 2014 18:01:57 +0100 [thread overview]
Message-ID: <20141210170157.GD27182@phenom.ffwll.local> (raw)
In-Reply-To: <1418229460-12770-1-git-send-email-gaurav.k.singh@intel.com>
On Wed, Dec 10, 2014 at 10:07:40PM +0530, Gaurav K Singh wrote:
> From now on for both DSI Ports A & C, the seq_port value has been
> set to 0. seq_port value is parsed from Sequence block#53 of VBT.
> So, for packets that needs to be read/write for DSI single link on
> Port A and Port C will now be based on the DVO port from VBT block 2,
> instead of seq_port.
>
> Signed-off-by: Gaurav K Singh <gaurav.k.singh@intel.com>
> Reviewed-by: Jani Nikula <jani.nikula@intel.com>
Queued for -next, thanks for the patch.
-Daniel
--
Daniel Vetter
Software Engineer, Intel Corporation
+41 (0) 79 365 57 48 - http://blog.ffwll.ch
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2014-12-10 17:01 UTC|newest]
Thread overview: 26+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-12-07 10:43 [PATCH 0/4] BYT DSI Enable on Port C Gaurav K Singh
2014-12-07 10:43 ` [PATCH 1/4] drm/i915: Use DSI Pll1 for enabling MIPI DSI " Gaurav K Singh
2014-12-07 11:21 ` [PATCH] " Gaurav K Singh
2014-12-08 11:33 ` Jani Nikula
2014-12-09 5:36 ` Singh, Gaurav K
2014-12-09 0:45 ` shuang.he
2014-12-09 5:27 ` [PATCH 1/4] " Gaurav K Singh
2014-12-09 8:27 ` Jani Nikula
2014-12-07 10:43 ` [PATCH 2/4] drm/i915: DSI sequence related changes for DSI " Gaurav K Singh
2014-12-09 9:51 ` Singh, Gaurav K
2014-12-09 10:30 ` Jani Nikula
2014-12-09 13:49 ` Singh, Gaurav K
2014-12-10 9:20 ` Daniel Vetter
2014-12-10 9:35 ` Singh, Gaurav K
2014-12-10 16:37 ` [PATCH 2/4] drm/i915: Changes related to the sequence port no for Gaurav K Singh
2014-12-10 17:01 ` Daniel Vetter [this message]
2014-12-07 10:43 ` [PATCH 3/4] drm/i915: Enable MIPI PHY transparent latch for DSI Port C Gaurav K Singh
2014-12-09 8:36 ` Jani Nikula
2014-12-07 10:43 ` [PATCH 4/4] drm/i915: Get HW state changes required for DSI port C Gaurav K Singh
2014-12-08 11:37 ` Jani Nikula
2014-12-08 13:13 ` Singh, Gaurav K
2014-12-08 13:31 ` Jani Nikula
2014-12-09 5:29 ` [PATCH 4/4] drm/i915: Software workaround for getting the HW status of DSI Port C on BYT Gaurav K Singh
2014-12-09 8:34 ` Jani Nikula
2014-12-09 9:49 ` Daniel Vetter
2014-12-09 0:41 ` [PATCH 4/4] drm/i915: Get HW state changes required for DSI port C shuang.he
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20141210170157.GD27182@phenom.ffwll.local \
--to=daniel@ffwll.ch \
--cc=gaurav.k.singh@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=shobhit.kumar@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.